				<u> </u>													
×11						į	RE	VIS	ION	S							
		LTR			DESC	RIP	TIO	N			D	ATE	Т	AP	PRO	VΕ	D
													T				
	ı	l									ı		i				
													٠				
															*		
REV	111	11	11	\neg	T		П			1	T				П		Н
PAGE 24 25	+++	++	$\dagger \exists$	\dashv	+-	H	Н	\vdash	$\vdash \uparrow$	十	十	f	┢	T	H		H
REV STATUS REV										工							
OF PAGES 1	2 3 4	5 6	7	8 9	10	11	12	13	14	15 16	17	18	19	20	21	22	23
Defense Electronics	PREPARE	ED BY	1			N	4 i i	LI.	TA	RY		R	A	W	/11	V	3
Supply Center Dayton, Ohio	Ray		on	m		Th	is d	irawi	ing is	avai and	lable	for	use	by			
Dayion, Oliko	A.	Di (3.4	ء،	_ ــد	De	part	men	t of	Defens	e Agei	icies	01	tne			
Original date	APPROVI		7			TI	TLE			CIRCU NICAT					BLE		
of drawing:	VIIC	Ma	كرائ	_	·	L		M	ONOL	ITHIC	SIL	ICON		JL,			
26 August 1987			DEN		0.	D١	WG	NO	ο.	5.0) (C	\sim	C	フ	<u> </u>	1.0	,
- -	Α	<u>67</u>	<u> 26</u>	8						59	0	<u>_</u>	<u> </u>	1:	<u>ر</u>	+ 0	<u> </u>
AMSC N/A	REV						P	AG	E	1 .	C	F	25				
														962-			


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86

1	CC	OPE
	- N.	ur c

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	8251A	Programmable communication interface
02	8251A	Programmable communication interface

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

X 3

Case outline

D-10 (28-lead, 1/2" x 1 3/8"), dual-in-line package C-4 (28-terminal, .450" x .450"), square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage range- - - - - - - - - - --0.5 V dc to +7.0 V dc -0.5 V dc to +7.0 V dc -65°C to +150°C Maximum power dissipation (P_D) - - - - - -1.0 W +270°C Lead temperature (soldering, 5 seconds) - - -Thermal resistance, junction-to-case (θ_{JC}): 15°C/W 60°C/W Junction temperature (T_J) - - - - - - - - - VCC with respect to V_{SS} - - - - - - - - All signal voltages with respect to V_{SS} - - -+150°C -0.5 V dc to +7.0 V dc -0.5 V dc to +7.0 V dc

1.4 Recommended operation conditions.

1/ When a thermal resistance value for this case is included in MIL-M-38510, appendix C, that value shall supersede the value indicated herein.

MILITARY DRAWING	SIZE A	7268	DWG NO	5962-87	548	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV		PAGE	2	



2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

MILITARY DRAWING	SIZE	67268	DWG NO. 5962-87548
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 3

	T	T	1	Lii	nits	
Test	Symbol	Conditions $ \begin{vmatrix} -55^{\circ}C & < T_{C} < +125^{\circ}C \\ VCC = 5 V \pm 10\% \text{ for device type } 0 \end{vmatrix} $ $ \begin{vmatrix} VCC = 5 V \pm 5\% \text{ for device type } 02 \end{vmatrix} $	Group A subgroups 	Min	Max 	Unit
Input low voltage	VIL		1, 2, 3	l 	 .8 	٧
Input high voltage	VIH		1, 2, 3	2.2	! ! !	٧
Output low voltage	V _{OL}	I _{OL} = 2.2 mA	1, 2, 3	[[[.45	٧
Output high voltage	V _{OH}	I _{OH} = -400 μA	1, 2, 3	2.4	! 	V
Output float leakage current	I OFL	V _{OUT} = 5.5 V and 0.45 V	1, 2, 3	1 	 +10 -10 <u>1</u> /	 μ Α
Input leakage current	IIL		1, 2, 3	 	 +10 -10 <u>1</u> /	μ Α
Power supply current	Icc	Outputs unloaded static 2/	1, 2, 3		120	l mA
Input capacitance	CIN	F _C = 1 MHz See 4.3.1c	4	 	10	l l pF l
I/O capacitance	c _{1/0}		4	 	20	l pF
Functional tests		 See 4.3.1d	7, 8			
READ CYCLE	 			 	 	
Address stable before READ	I t _{AR}		9, 10, 11	 0 		l ns
Address hold time to READ	t _{RA}		9, 10, 11	0		l ns
READ pulse width	t _{RR}		9, 10, 11	250	 	l ns
See footnotes at end of table.			-			
	-	SIZE CODE IDENT. NO. D	WG NO.			
MILITARY DRAWI		A 67268	59	62-875	48	
DEFENSE ELECTRONICS SUPPLY DAYTON, OHIO	CENTER	REV	PAG	E	4	-

	Τ	!									Con			Lim	its	Unit
Test	Symbol	VCC) =	-5 5 5	5°C V ± V ±	: < T	diti Ç <u><</u> for or d	+129	5°C ice type ce type	e 01 e 02	sub	up i gro	ips	Min }	Max	
Data delay from READ	t _{RD}	See	e f	igu	re	4	3	/ 4.	/ 6/ 7/	′	9,	10,	11		200	ns
READ to data floating	t _{DF}	See	e f	figu	re	4	3	/ 4	/		9,	10,	11	10 <u>1</u> /	250	ns
WRITE CYCLE																
Address stable before WRITE	tAW	See	e 1	figu	re	4	3	/ 4	/		9,	10,	11	0		ns
Address hold time to WRITE	twA	See	e 1	figu	ire	4	3	4	!		9,	10,	11	20		ns
WRITE pulse width	tww	Se	e 1	figu	ıre	4	3	3/ 4			9,	10,	11	250	1	ns
Data setup for WRITE	tow	Se	e 1	figu	ıre	4		3/ 4			9,	10,	. 11	150		ns
Data hold for WRITE	t _{WD}	Se	е .	figu	ıre	4	:	3/ 4			9,	10	, 11	20	}	ns
Recovery time between WRITE	t _{RV}	Se	e	figu	ure	4	:	3/ 4	<u>/ 8/</u>		9,	10	, 11	6 1/		tcy
OTHER TIMINGS											1_				}	1
Clock period 9/	tcy	Se	е	fig	ure	4		3/4	10/	11/	9,	10	, 11	320	1350	ns
Clock high pulse width	t _{HO}	Se	e	fig	ure	4		3/ 4	<u>.</u> /		9,	10	, 11	140	tcy -90 12/	ns
Clock low pulse width	t L0	Se	e	fig	ure	4		3/ 4	4/		19,	10	, 11	90	\ \ \	ns
TxD delay from falling edge of TxC	t _{DTX}	Se	e	fig	ure	4		3/ 4	<u>.</u> /		9,	10	, 11		1] μS
Transmitter input clock frequency	f _{TX}	1	x	Bau	ıd r	ate	-		3/ 4/		9,	, 10	, 11	i de	64	kH:
equency	į	116	5 x	Ва	ud	rate					1			l dc	310] kH:
	į	164	4 ×	Ва	ud	rate					1			1 dc	615	kH.
See footnotes at end of table	•													-		
MILITARY DRAW	ING		SI	ZE A			67		NT. NO	. D\	WG I	NO.	59	962-87	548	
DEFENSE ELECTRONICS SUPPLY DAYTON, OHIO	CENTER					L	Т	EV		<u></u>		T	PAG	GE	5	

Powered by ICminer.com Electronic-Library Service CopyRight 2003

	C. mah a Z	Cons	1141	Group A	Lfr	ni ts	Unit
Test	Symbol	i -55°C < To	litions < +125°C or device type 01 or device type 02	subgroups	Min	Max	
Transmitter input clock pulse width	tTPW	1 x Baud rate 1 x Baud rate 16 x Baud rate 164 x Baud rate	3/ 4/ See figure 4	9, 10, 11	12 1		tcy
Transmitter input clock pulse delay	t _{TPD}	1 x Baud rate 16 x Baud rate 164 x Baud rate	3/ 4/ See figure 4	9, 10, 11	3 3		tcy
Receiver input clock frequency	f _{RX}	1 x Baud rate 16 x Baud rate 164 x Baud rate	3/ 4/	9, 10, 11	<u>1/</u>	64 310 615	kHz
Receiver input clock pulse width	tRPW	1 x Baud rate 116 x Baud rate 164 x Baud rate	3/ 4/ See figure 4	9, 10, 11	12		tcy
Receiver input clock pulse delay	t _{RPD}	11 x Baud rate 116 x Baud rate 164 x Baud rate	3/4/ See figure 4	9, 10, 11	3		tcy
TxRDY delay from center of last bit	t _{TxRDY}	See figure 4	3/ 4/ 13/	9, 10, 11		12	tcy
TxRDY fall from leading edge of WR	t _{TxRDY}		3/ 4/ 13/	9, 10, 11		400	ns

See footnotes at end of table.

MILITARY DRAWING	SIZE A	67268	DWG NO. 5962-87548	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 6	

	1		<u> characteristics</u> - Co	, ,	Lin	its	<u> </u>
Test	Symbol	Cor -55°C < 1 V _{CC} = 5 V ±10% V _{CC} = 5 V ±5%	nditions T _{C <} +125°C for device type 01 for device type 02	Group A subgroups	Min	Max	Unit
RxRDY delay from center of last bit	t _{R×RDY}	See figure 4	3/ 4/ 13/	9, 10, 11		26	t _C
RxRDY fall from leading edge of WR	t BY BOX		<u>3/ 4/ 13/</u>] 9, 10, 11 		400 }	ns
Internal SYNDET delay from rising edge of RxC	t _{IS}		<u>3/ 4/ 13/</u>	9, 10, 11	! ! !	26	tc
External SYNDET setup after rising edge of RxC	t _{ES}		3/ 4/ 13/	9, 10, 11	16	1	tc
TxEMPTY delay from center of last bit	t _{TX} EMPTY		3/ 4/ 13/	9, 10, 11	\ \ \ \	20	to
Control delay from rising edge of WRITE	twc	See figure 4	3/ 4/ 13/	9, 10, 11	1	8	to
Control to READ setup time	tcR		3/ 4/ 13/	9, 10, 11	20		to

Guaranteed if not tested.

 $I_{\mbox{\footnotesize{CC}}}$ is measured in a static condition with outputs in the worst condition with all outputs unloaded. 2/

 $V_{CC} = 5 \text{ V } \pm 10\%$ for device type 01 $V_{CC} = 5 \text{ V } \pm 5\%$ for device type 02 Test conditions: VIH = 2.4 V $V_{IL} = 0.45 V$ (See figure 5)

signal are $t_{R} = t_{F} = 5$ ns. Chip Select (CS) and Command/Data (C/D) are considered as addresses.

Test condition: $C_L = 100 \text{ pF (see figure 6)}$.

Assumes that address is valid before $\overline{RD} + .$

This recovery time is for after a mode instruction only. Write data is allowed only when TxRDY = 1. Recovery time between writes for asynchronous mode is 8 t_{CY} and for synchronous mode is $16 \text{ tc}\gamma$. Due to test equipment limitations, actual tested values may differ from those specified but

specified values are guaranteed.


10/ The TxC and RxC frequencies have the following limitations with respect to CLK: For 1 x Baud rate, f_{TX} or $f_{DX} < 1/(30 t_{CY})$: For 16 x and 64 x Baud rate, f_{TX} or $f_{DX} < 1/(4.5 t_{CY})$.

11/ Reset pulse width = 6 t_{CY} minimum; system clock must be running during reset.

12/ Limit may be guaranteed by indirect testing if not tested directly.

13/ Status update can have a maximum delay of 28 clock periods from the event affecting the status.

MILITARY DRAWING	SIZE A	67268	DWG NO	5962-8	7548	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV		PAGE	7	







FIGURE 1. Terminal connections.

MILITARY DRAWING	SIZE		7268	D W G NO. 5962	2-87548
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			REV	P	AGE 8
DESC FORM 193A FEB 86	1	A			



READ/WRITE LOGIC FUNCTION

C/D	RD	ਯ	CS	
0	0	1	0	DEVICE DATA → DATA BUS
0	1	0	0	DATA BUS→ DEVICE DATA
1	0	1	0 	STATUS→ DATA BUS
1	1	0	0	DATA BUS→ CONTROL
X	1	1	0	DATA BUS→ THREE-STATE
X	X	i X	1	DATA BUS> THREE-STATE


FIGURE 2. Truth table.


MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO


SIZE
CODE IDENT. NO. DWG NO.


5962-87548


REV
PAGE 10


















READ CONTROL OR INPUT PORT (CPU - USART)



NOTES:

- 1. t_{WC} includes the response timing of a control byte.
- 2. t_{CR} includes the effect of CTS on the TxENBL circuitry.


FIGURE 4. Switching waveforms - Continued.


MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO


SIZE
CODE IDENT. NO. DWG NO.


5962-87548

PAGE 18










NOTE: AC testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".

FIGURE 5. Switching test input/output waveform.



C_L=100 pF

FIGURE 6. Switching load circuit.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
A

CODE IDENT. NO.
67268

5962-87548

PAGE 22

DESC FORM 193A
FEB 86

- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method $\overline{5005}$ of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C $_{
 m IN}$ and C $_{
 m I/O}$ measurements) shall be measured initially and after process or design changes which may affect capacitance.
 - d. Subgroup 7 and 8 tests shall verify the truth table.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268	DWG NO. 5962-8754	3
		REV	PAGE	23



MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) -	
IFinal electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
IGroups C and D end-point l electrical parameters l (method 5005)	1, 2, 3 or 2, 8 (hot), 10
Additional electrical subgroups for group C periodic inspections	

^{*}PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	67268	DWG NO. 5962-87548
		REV	PAGE 24

6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/	Replacement
5962-8754801XX	34335	8251A/BXA	
5962-8754802XX	34649	MD8251A/B	
5962-87548023X	34649	MR8251A/B	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE

number

34335

Advanced Micro Devices, Incorporated
901 Thompson Place
P.O. Box 3453
Sunnyvale, CA 94088

34649

Intel Corporation
5000 W. Williams Field Road
Chandler, AZ 85224

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE CODE IDENT. NO. DWG NO.

5962-87548

REV PAGE 25

DESC FORM 193A FEB 86

★ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-073/6005 8