
										IONS										
LTR					D	ESCF	RIPTIC	N					D/	ATE (Y	'R-MO-[DA)		APPF	ROVE)
Α	Cha	nges t	o tab	e I. Ed	litorial	chanç	ges thr	ougho	ut.				89	9-10-1	6	M.A. Frye				
В	Rem	noved	vendo	es 05 a or CAG e I. Ed	E 617	72 as	source	e of su	pply fo	drawii or case	ng. e outlir	ne Y.	92-05-14		M.A. Frye					
С	sour CAG Add	ce of s E 617 notes	supply 72 as <u>6</u> / an	es 07 th y for de s sourc d <u>7</u> / to es throu	evice ty e of su table	ypes 0 upply f I. Add	1 thro	ugh 06 ice <u>tyr</u>	3 and a <u>ses</u> 07	add ve throug	ndor gh 12.		93-09-16				M.A. Frye			
D	Cha	nges i	n acc	ordanc	e with	NOR	5962-l	R132-9	94.				94	-03-3	0		М. А	. Frye		
E		nges te		ela.c.	parar	neters	based	d on u	odatec	d die.	Update	∍d	99	9-12-0	1		Ray	mond	Monni	n
THE ORIGINAL SHEET REV SHEET	E 15	E 16	E 17	E 18	E 19	ING H	E 21	E 22												
SHEET	E 15	E	Е	E 18 RE\	E 19	E	E 21 E	E 22 E	E	E	E	E	E	E	E	E 10	E 11	E 12	E 12	E 114
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	E 15	E 16	Е	E 18 RE\ SHE	E 19	E 20	E 21 E 1	E 22			5	E 6	7 E EL I	8 ECTR	9 ONICS	10	11	12	13	E 14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO	E 15 S	E 16	E 17	E 18 RE\ SHE PRE Jame	E 19 / EET	E 20 D BY amison	E 21 E 1	E 22 E	E	E	5	6	7 E EL I	8 ECTR	9 ONICS	10 S SUP	11	12	13	
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS DRAW FOR I	E 15 S S S S S S S S S S S S S S S S S S	E 16	E 17	E 18 REV SHE PRE Jame CHE Char	E 19 / EET PARECes E. Ja	E 20 D BY amison BY using D BY	E 21 E 1	E 22 E	E	E 4	5	6 FENS	7 E EL I DA	8 ECTRON	9 ONICS I, OHIO	10 S SUP O 454 GITA	11 PLY 0	12 SENTE	13 ER	14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS DRAW FOR I	E 15 S NDA DCIR AWIN NG IS A JSE BY ARTMEN NCIES (RD CUI'NG	E 17 T BLE	E 18 REV SHE PRE Jame CHE Char APP	E 19 / EET PARECes E. Ja CKED cles Rei ROVEC	E 20 20 BY amison BY using D BY Frye APPRO	E 21 E 1	E 22 E 2	E	E 4	DE ROCI	6 FENS RCUI	7 E EL I DA	8 ECTROYTON EMOF	9 ONICS I, OHIO	10 S SUP O 454 GITA	PLY C	12 SENTE	13 ER	14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS DRAW FOR I DEPA AND AGE	E 15 S NDA DCIR AWIN NG IS A JSE BY ARTMEN NCIES G NT OF I	RD CUI'NG	E 17 T BLE	E 18 RE\ SHE PRE Jame CHE Char APP Mich DRA	E 19 / EET PARECes E. Ja CKED cles Rei ROVEC	E 20 D BY amison BY using D BY Frye APPRO 88-1	E 21 E 1	E 22 E 2	E	E 4 MIC DUA	DE ROCI	6 RCUI PRT S	7 E ELI DA T, ME	8 ECTROYTON EMOF	9 ONICS I, OHIO	10 S SUP O 454 GITA	11 PLY 0	12 SENTE	13 ER	14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01 02 03 04 05 06 07 08	(see 6.6) (see 6.6) (see 6.6) (see 6.6) (see 6.6) (see 6.6) (see 6.6) (see 6.6) (see 6.6)	2K x 16 dual port CMOS SRAM (master) 2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (master) 2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (master) 2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (master) 2K x 16 dual port CMOS SRAM (master) 2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (master)	90 ns 90 ns 70 ns 70 ns 55 ns 55 ns 90 ns 90 ns
10 11	(see 6.6) (see 6.6)	2K x 16 dual port CMOS SRAM (slave) 2K x 16 dual port CMOS SRAM (master)	70 ns 55 ns
12	(see 6.6)	2K x 16 dual port CMOS SRAM (slave)	55 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
U X	See figure 1 See figure 1	68 68	flat pack dual-in-line package
Ŷ	CQCC1-N68	68	square leadless chip carrier
Z	CMGA3-68	68	pin grid array

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-0.5 V dc to +6.0 V dc
DC output current	50 mA
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D)	2.0 W
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (O _{JC}): Cases U and X	
Cases U and X	37° C/W
Cases Y and Z	See MIL-STD-1835
Junction temperature (T _{.I})	+150°C <u>1</u> /

1.4 Recommended operating conditions.

 $\overline{\frac{1}{2}}$ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life. $\overline{\frac{2}{2}}$ V_{|L}(min) = -3.0 V dc for pulse width less than 20 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

- Configuration Management. MIL-STD-973

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth tables. The truth tables shall be as specified on figure 3.
 - 3.2.4 Block diagram. The block diagram shall be as specified on figure 4.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	3

		1718EE 1. <u>E18</u>	ctrical performanc	- Grandotorio				
Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le V_{CC} = 4.5 \text{ V t}$ unless otherwise	s ± +125° C o 5.5 V se specified	Group A subgroups	Device types	Limi Min	Max	Unit
Output high voltage	v _{OH}	V _{CC} = 4.5 V, I _O V _{IL} = 0.8 V, V _{IH}		1, 2, 3	All	2.4		V
Output low voltage	v _{OL}	V _{CC} = 4.5 V, V _{IL} = 0.8 V, V _{IH} = 2.2 V	I/O ₀ - I/O ₁₅ I _{OL} = 4.0 mA	1, 2, 3	All		0.4	V
		""	BUSY I _{OL} = 16 mA	1, 2, 3	All		0.5	V
Input leakage current	I _{LI}	V _{CC} = 5.5 V, GN	$ND \le V_{IN} \le V_{CC}$	1, 2, 3	All		10	μА
Output leakage current	I _{LO}	V _{CC} = 5.5 V, C GND ≤ V _{OUT} ≤	E = V _{IH} , V _{CC}	1, 2, 3	All		10	μА
Dynamic operating	l _{CC}	V _{CC} = 5.5 V, CE	= V _{IL} ,	1, 2, 3	01-04		260	mA
current (both ports active)	$V_{CC} = 5.5 \text{ V}, \overline{CE} = V_{JL},$ $f = f_{MAX} 1/, \text{ outputs open}$			05,06		280	_	
				07-10		310	_	
					11-12		315	
Standby power supply current (both ports-	I _{SB1}	CE _L and CE _R ≥ V _{CC} = 5.5 V, f =	V _{IH} ,	1, 2, 3	01-04		75	mA
TTL input levels)					05,06		80	
Standby power supply current (one port-TTL	I _{SB2}	$V_{CC} = 5.5 \text{ V}, \overline{CE}$	or CE _R ≥ V _{IH} , ve port	1, 2, 3	01-04		170	mA
input levels)		outputs open	vo port		05,06		180	+
					07-10		200	1
					11,12		210	
Full standby power supply current (both ports-CMOS input levels)	I _{SB3}	$V_{CC} = 5.5 \text{ V, f} = $ and $CE_R \ge V_{CC}$ $V_{IN} \ge V_{CC} - 0.2$	0 <u>1</u> /, CE L -0.2 V, V or <u>≤</u> 0.2 V	1, 2, 3	All		30	mA
Full standby power	I _{SB4}	V _{CC} = 5.5 V, f _M	AX 1/	1, 2, 3	01,02		155	mA
supply current (one port-CMOS input			$\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}}$ -0.2 V, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}}$, -0.2 V or \le 0.2 V, active port outputs open		03,04		160	1
levels)		active port outpu	v or <u><</u> u.2 v, its open		05,06		170	1
					07-10		190	4
					11,12		200	
Input capacitance	c _{IN}	V _{CC} = 5.0 V, V _{II} f = 1.0 MHz, T _A see 4.3.1c	N = 0 V, = +25°C,	4	All		11	pF

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 4

Test	Symbol	Conditions	Group A	Device	Limi	ts	Unit
	,	-55° C \leq T _C \leq +125 $^{\circ}$ C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	subgroups	types	Min	Max	
Output capacitance	C _{OUT}	V _{CC} = 5.0 V, V _{I/O} = 0 V, f = 1.0 MHz, T _A = +25°C, See 4.3.1c	4	All		11	pF
Functional tests		See 4.3.1d	7, 8A, 8B	All			
Read cycle time	t _{RC} See figures 5 and 6. <u>2</u> / 9, 10, 11	01,02, 07,08 03,04,	90		ns		
				09,10	70		1
				05,06, 11,12	55		
Address access time	taa	See figures 5 and 6. <u>2</u> /	9, 10, 11	01,02, 07,08		90	ns
Address decess time	^t AA	ooo ngaroo o ana o. <u>e</u>	0, 10, 11	03,04,			† ''
				09,10 05,06,			70
				11,12		55	
Output hold from address change	^t OH	See figures 5 and 6. 2/	9, 10, 11	All	0		ns
Chip enable access	t _{ACE}	See figures 5 and 6. <u>2</u> /	9, 10, 11	01,02, 07,08		90	ns
time	NOE			03,04, 09,10		70	
				05,06 11,12		55	†
		0 " 5 10 0/	0.40.44	01-04,			
Output enable access time	t _{AOE}	See figures 5 and 6. <u>2</u> /	9, 10, 11	07-10 05,06,		40	ns
				11,12		35	
Output low Z time	^t LZ	See figures 5 and 6. <u>3</u> / <u>4</u> /	9, 10, 11	All	5.0		ns
Output high Z time	t _{HZ}	See figures 5 and 6. <u>3</u> / <u>4</u> /	9, 10, 11	01-04, 07-10		25	ns
				05,06, 11,12		20	1
Chip enable to power-up time	^t PU	See figures 5 and 6. <u>2</u> / <u>3</u> /	9, 10, 11	All	0		ns
Chip disable to power-down time	t _{PD}	See figures 5 and 6. <u>2</u> / <u>3</u> /	9, 10, 11	All		50	ns
Write cycle time <u>5</u> /	t	See figures 5 and 7. <u>2</u> /	9, 10, 11	01,02, 07,08	90		ns
TTHE CYCIC LITTLE OF	twc	occ ngures o and r. Zi	3, 10, 11	03,04,			+ ''3
				09,10 05,06,	70		+
				11,12	55		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 5

Test	Symbol	Conditions	Group A	Device	Limi	tş	Unit
		-55° C \leq T \leq $\pm 125^{\circ}$ C $V_{CC} = 4.5$ V to 5.5 V unless otherwise specified	subgroups	types	Min	Max	
Chip enable to end of write	^t EW	See figures 5 and 7. <u>2</u> /	9, 10, 11	01-04, 07-10	50		ns
				05,06, 11,12	40		
Address valid to end of write	^t AW	See figures 5 and 7. 2/	9, 10, 11	01-04, 07-10	50		ns
				05,06, 11,12	40		
Address setup time	t _{AS}	See figures 5 and 7. 2/	9, 10, 11	All	0		ns
Write pulse width 6/	t _{WP}	See figures 5 and 7. 2/	9, 10, 11	01-02, 07-10	50		ns
<u>≈</u>				05,06 11,12	40		
Write recovery time	twR	See figures 5 and 7. 2/	9, 10, 11	All	0		ns
Data valid to end	t _{DW}	See figures 5 and 7. <u>2</u> /	9, 10, 11	01,02, 07,08	30		ns
of write	1000	_	, ,	03,04, 09-12	25]
				05,06	20		
Output high Z time	t _{HZ}	See figures 5 and 7. <u>3</u> / <u>4</u> /	9, 10, 11	01-04, 07-10		25	ns
	П			05,06, 11,12		20	T
Data hold time 7/	^t DH	See figures 5 and 7. 2/	9, 10, 11	All	5.0	20	ns
Write enable to	+	See figures 5 and 7. <u>3</u> / <u>4</u> /	9, 10, 11	01-04, 07-10		25	ns
output in high Z	^t WZ	See ligures 3 and 7. 5/ 4/	9, 10, 11	05,06,			+ ''3
		0 " 5 1	0.45.11	11,12	-	20	
Output active from end of write 7/	tow	See figures 5 and 7. <u>3</u> / <u>4</u> /	9, 10, 11	01-04	0		ns
				05-12	5		1
Write to BUSY 8/	^t wB	See figures 5 and 8. 2/	9, 10, 11	02,04, 06,08, 10,12	0		ns
Write hold after BUSY 9/	^t WH	See figures 5 and 8. 2/	9, 10, 11	02,04, 06,08, 10,12	30		ns
BUSY access time to	t _{BAA}	See figures 5 and 8. <u>2</u> /	9, 10, 11	01,03, 07,09		45	ns
address	DAA	_		05,11		40	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 6

	T	ABLE I. <u>Electrical performance c</u>	<u>haracteristics</u> - (Continued.			
Test	Symbol	Conditions	Group A subgroups	Device types	Limits		Unit
	$ \begin{array}{c} -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V} \\ \text{unless otherwise specified} \end{array} $		subgroups		Min	Max	
BUSY disable time to address	t _{BDA}	See figures 5 and 8. 2/	9, 10, 11	01,03,05 07,09		45	ns
address				11		40	
BUSY access time to chip enable	^t BAC	See figures 5 and 8. 2/	9, 10, 11	01,07 03,05, 09,11		35	ns
BUSY disable time to chip enable	^t BDC	See figures 5 and 8. 2/	9, 10, 11	01,07 03,05, 09,11		30	ns
Write pulse to data delay 10/	twdd	See figures 5 and 8. 2/	9, 10, 11	01-04, 07-10		90	ns
				05,06 11,12		80	Ī
Write data valid to	t _{DDD}	See figures 5 and 8. <u>2</u> /	9, 10, 11	01,02, 07,08		90	ns
read data delay 10/				03,04, 09,10		70	1
				05,06, 11,12		55	
BUSY disable to valid data	^t BDD	See figures 5 and 8. 2/	9, 10, 11	All		11/	ns
Arbitration priority setup time	^t APS	See figures 5 and 8. 2/	9, 10, 11	01,07 03,05, 09,11	5		ns

At $f = f_{MAX}$ address and data inputs are cycling at the maximum frequency of read cycles of $1/t_{RC}$. f = 0 means no address or control lines change.

Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V and input pulse levels of 0.0 V to 3.0 V. Output loading is equivalent to the specified I_{OL}/I_{OH} with a load capacitance of 30 pF (see figure 5).

May not be tested, but shall be guaranteed to the limits specified in table I.

Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level of -500 mV or steady-state low level of +500 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF (see figure 5). For master/slave combination, $t_{WC} = t_{BAA} + t_{WR} + t_{WP}$.

- Specified for OE at high.


 The specification for t_{DH} must be met by the device supplying write data to the RAM under all conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will be smaller than the actual t_{OW}.

 To ensure that the write cycle is inhibited during contention. Applicable to slave devices only (device types 02, 04, 06, 08, 10, 10, 10).
- 10 and 12).
- To ensure that a write cycle is completed after contention. Applicable to slave devices only (device types 02, 04, 06, 08, 10, and 12).

10/ Port to port delay through RAM cells from writing port to reading port.

 $\overline{11}$ / t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{DW} (actual).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 7



Symbol	Inche	es	Millimeter		Symbol	Inche	Inches		eters
	Min	Max	Min	Max		Min	Max	Min	Max
Α	.080	.120	2.03	3.05	D2/E2	.800	BSC	20.3	2 BSC
A1	.070	.090	1.78	2.29	e	.050	BSC	1.2	7 BSC
В	.014	.021	0.36	0.53	L	.350	.450	8.89	11.43
С	.008	.012	0.20	0.30	N		68		
D/E	1.640	1.870	41.66	47.50	ND		17		
D1/E1	.926	.970	23.52	24.64		1			

NOTES:

- All dimensions are in inches.

 Metric equivalents are given for general information only.

 BSC Basic lead spacing between centers.

 Symbol "N" represents number of leads.

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 8

Case outline X A SEATING PLANE

Symbol	Inches		Millimeters		Symbol	Inch	es	Millimeters	
	Min	Max	Min	Max		Min	Max	Min	Max
Α	.085	.190	2.16	4.83	e	.070	BSC	1.78	BSC
b	.014	.023	0.36	0.58	L	.125	.200	3.18	5.08
b1	.030	.060	0.76	1.52	L1	.150		3.81	
С	.008	.015	0.20	0.38	Q	.020	.070	0.51	1.78
D	2.380	2.440	60.45	61.98	S	.030	.065	0.77	1.66
E	.580	.610	14.73	15.49	S1	.005		0.12	
E1	.590	.620	14.99	15.75	S2	.005		0.12	

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	9

				1	
Device types	All	All	Device types	All	All
Case outlines	U, X, and Y	Z	Case outlines	U, X, and Y	Z
Terminal number	Terminal	symbol <u>1</u> /	Terminal number	Terminal s	ymbol <u>1</u> /
1	I/O ₀ L	I/O _{9L}	35	GND 2/	A ₅ R
2	I/O ₁ L	I/O10L	36	R/WRUB	A ₄ R
3	I/O ₂ L	I/O11L	37	R/WRLB	A ₃ R
4	I/O ₃ L	I/O12L	38	OER	A ₂ R
5	I/O ₄ L	I/O13L	39	A10R	A ₁ R
6	I/O ₅ L	I/O ₁₄ L	40	A9R	A ₀ R
7	I/O _{6L}	I/O _{15L}	41	A _{8R}	BUSY _R
8	I/O _{7L}	V _{CC} <u>2</u> /	42	A _{7R}	CE _R
9	I/O _{8L}	GND <u>2</u> /	43	A _{6R}	CE _L
10	I/O ₉ L	I/O ₀ R	44	A ₅ R	BUSY _L A ₀ L A ₁ L A ₂ L A ₃ L A ₄ L
11	I/O ₁ 0L	I/O ₁ R	45	A ₄ R	
12	I/O ₁ 1L	I/O ₂ R	46	A ₃ R	
13	I/O ₁ 2L	I/O ₃ R	47	A ₂ R	
14	I/O ₁ 3L	I/O ₄ R	48	A ₁ R	
15	I/O ₁ 4L	I/O ₅ R	49	A ₀ R	
16	I/O _{15L}	I/O _{6R}	50	BUSYR	A _{5L}
17	VGG <u>2</u> /	I/O _{7R}	51	CE _R	A _{6L}
18	GNB <u>2</u> /	I/O _{8R}	52		A _{7L}
19	I/O _{0R}	I/O _{9R}	53	BUSY _L	A _{8L}
20	I/O _{1R}	I/O _{10R}	54	A _{0L}	A _{9L}
21	I/O _{2R}	I/O _{11R}	55	A _{1L}	A _{10L}
22	I/O _{3R}	I/O _{12R}	56	A _{2L}	OE L
23	I/O4R	I/O _{13R} I/O _{14R} I/O _{15B} I/O _{15B} I/O _{15B} R <u>W</u> RUB R <u>W</u> RUB OE _R A _{10R}	57	A3L	R/W LLB
24	I/O5R		58	A4L	R/W LUB
25	I/O6R		59	A5L	V CC 2/
26	I/O7R		60	A6L	I/O 0 L
27	I/O8R		61	A7L	I/O 1 L
28	I/O9R		62	A8L	I/O 2 L
29	I/O10R		63	A9L	I/O 3 L
30	I/O11R		64	A10L	I/O 4 L
31	I/O _{12R}	A _{9R}	65	ŌĒL	1/O _{5L}
32	I/O _{13R}	A _{8R}	66	R/WLLB	I/O _{6L}
33	I/O _{14R}	A _{7R}	67	R/WLUB	I/O _{7L}
34	I/O _{15R}	A _{6R}	68	V _{CC} 2/	I/O _{8L}

An "L" suffix on a terminal indicates it applies to the "left port", and an "R" suffix indicates it applies to the "right port".
 Both V_{CC} pins and both GND pins must be connected to the supply in order to assure reliable operation.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	10

Noncontention read/write control for all device types 1/

Le	Left or right port <u>2</u> /				Function	
R/W _{LB}	R/₩ _{UB}	CE	ŌĒ	I/O ₀₋₇	I/O ₈₋₁₅	
Х	х	Н	х	Z	Z	Port disabled and in power down mode, ISB2 or ISB4
Х	х	Н	x	Z	Z	$\overline{CE}_R = \overline{CE}_L = H$, power down mode, $^{I}_{SB1}$ or $^{I}_{SB3}$
L	L	L	x	DATA _{IN}	DATA _{IN}	Data on lower byte and upper byte written into memory. 3/
L	Н	L	L	DATA _{IN}	DATAOUT	Data on lower byte written into memory.3/ Data in memory output on upper byte. 4/
Н	L	L	L	DATA _{OUT}	DATA _{IN}	Data in memory output on lower byte. 4/ Data on upper byte written into memory.3/
L	Н	L	Н	DATA _{IN}	Z	Data on lower byte written in memory. 3/
Н	L	L	н	Z	DATA _{IN}	Data on upper byte written into memory. 3/
Н	Н	L	L	DATA _{OUT}	DATAOUT	Data in memory output on lower byte and upper byte. 4/
Н	Н	L	н	Z	Z	High impedance outputs.

- $\begin{array}{ll} \underline{1}/ & H = High, & Z = High \ impedance, \\ L = Low, & LB = Lower \ byte, \\ X = Don't \ care, & UB = Upper \ byte. \end{array}$
- $2/A_{0L} A_{10L} \neq A_{0R} A_{10R}$
- $\underline{3}$ / If $\overline{\text{BUSY}} = L$, data is not written.
- $\underline{4}$ / If $\overline{\text{BUSY}}$ = L, data may not be valid, see t_{WDD} and t_{DDD} timing.

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 11


Arbitration 1/

Left port		Right port		Flags		Function
CEL	A _{OL} -A _{1OL}	Œ _R	A _{0R} -A _{10R}	BUSYL	BUSYR	
Н	X	Н	X	Н	Н	No contention
L	Any	Н	X	Н	Н	No contention
Н	Х	L	Any	Н	Н	No contention
L	 ≠ A _{0R} -A _{10R}	L	≠ A _{0L} -A _{10L}	 H	 H	 No contention
Address	arbitration with	CE low b	pefore address	match		
L	LV5R	L	LV5R	н	L	L-Port wins
L	RV5L	L	RV5L	L	Н	R-Port wins
L	Same	L	Same	Н	L	Arbitration resolved
L	Same	L	Same	L	Н	Arbitration resolved
CE arbit	ration with addre	ess mato	h before CE	<u> </u>	'	
LL5R	=A _{0R} -A _{10R}	LL5R	=A _{0L} -A _{10L}	н	L	L-Port wins
RL5L	= A _{0R} -A _{10R}	RL5L	= A _{0L} -A _{10L}	L	Н	R-Port wins
LW5R	= A _{0R} -A _{10R}	LW5R	= A _{0L} -A _{10L}	Н	L	Arbitration resolved
LW5R	= A _{0R} -A _{10R}	LW5R	= A _{0L} -A _{10L}	L	Н	Arbitration resolved

1/ X = Don't care, L = Low, H = High, LV5R = Left address valid ≥ 5 ns before right address, RV5L = Right address valid ≥ 5 ns before left address, Same = Left and right address match within 5 ns of each other, LL5R = Left CE = Low ≥ 5 ns before right CE, RL5L = Right CE = Low ≥ 5 ns before left CE, LW5R = Left and right CE = Low within 5 ns of each other.

FIGURE 3. <u>Truth tables</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 12





NOTES:


- On device types 01, 03, 05, 07, 09, and 11, BUSY is an open drain output and requires the use of a pull-up resistor. On device types 02, 04, 06, 08, 10, and 12 BUSY is an input.
 An "L" suffix on a terminal indicates it applies to the "left port", and "R" suffix indicates it applies to the "right port". "UB" indicates "upper byte" and an "LB" indicates "lower byte".

FIGURE 4. Block diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	13







OUTPUT LOAD CIRCUIT FOR BUSY OUTPUT. (APPLIES TO DEVICE TYPES 01, 03, 05, 07, 09, AND 11 ONLY)




OUTPUT LOAD CIRCUIT FOR ALL OTHER MEASUREMENTS

NOTE: $\mathbf{C}_{\mathbf{L}}$ = Load capacitance and includes scope and jig capacitance.


FIGURE 5. Output load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	14

READ CYCLE 1 - EITHER SIDE: SEE NOTES 1, 2, AND 4



READ CYCLE 2 - EITHER SIDE: SEE NOTES 1 AND 3



- NOTES:

 1. R/W is high for read cycles.
 2. Device is continuously enabled, $\overline{CE} = V_{|||}$.
 3. Addresses valid prior to or coincident with \overline{CE} transition low.
 4. $\overline{OE} = V_{||L}$.

FIGURE 6. Read cycle timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	15

WRITE CYCLE NUMBER 1 - $\ensuremath{R/W}\xspace$ CONTROLLED SEE NOTES 1, 2, 3, AND 6





FIGURE 7. Write cycle timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	16

WRITE CYCLE NUMBER 2 - $\overline{\text{CE}}$ CONTROLLED SEE NOTES 1, 2, 3, AND 5



NOTES:

 R/\overline{W} or \overline{CE} must be high during all address transitions.

- A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
- 3.

4.

- t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} going high to the end of write cycle. During this period, the I/O pins are in the output state, and input signals must not be applied. If the \overline{CE} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high 5. impedance state.
- If \overrightarrow{OE} is low during a $\overrightarrow{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overrightarrow{OE} is high during a I_{WP} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


R/W for either upper or lower byte.


Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig).

FIGURE 7. Write cycle timing diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 17

READ WITH $\overline{\rm BUSY}$ CYCLE FOR DEVICE TYPES 01, 03, 05, 07, 09, AND 11 ONLY. SEE NOTES 1, 2, AND 3






NOTES:

- To ensure that the earlier of the two ports wins.
 Write cycle parameters should be adhered to in order to ensure proper writing.
 Device is continuously enabled for both ports.
 OE at low for the reading port.

FIGURE 8. BUSY timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	18






FIGURE 8. BUSY timing diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	19

CONTENTION CYCLE 2: ADDRESS VALID ARBITRATION (\overline{CE}_L = \overline{CE}_R = V $_{IL}$ FOR DEVICE TYPES 01, 03, 05, 07, 09, AND 11) LEFT ADDRESS VALID FIRST ____t_{RC} or t_{WC} _____ ADDR L ADDRESSES MATCH ADDRESSES DO NOT MATCH +t_{APS} ADDR_R —^tвDA – - ^tBAA -BUSY_R RIGHT ADDRESS VALID FIRST —— ^trc ^{or t}wc —— ADDR R ADDRESSES MATCH ADDRESSES DO NOT MATCH -t_{APS}




FIGURE 8. BUSY timing diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 20

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*,8A, 8B,9,10,11
Group A test requirements (method 5005)	1,2,3,4**,7,8A, 8B,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8A,8B

- * PDA applies to subgroups 1 and 7.
- ** See 4.3.1c
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer
- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial qualifcation and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88610
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 21

d. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use.</u> Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in QML-38535 and MIL-HDBK-103. The vendors listed in QML-38535 and MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-88610
	REVISION LEVEL E	SHEET 22

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 99-12-01

Approved sources of supply for SMD 5962-89712 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revision. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of QML-38535 and MIL-HDBK-103.

Standard microcircuit	Vendor CAGE	Vendor similar
drawing part number	number	part number <u>3</u> /
1/		
5962-8861001UA	2/ 2/ 2/ 2/	IDT7133S90FB
5962-8861001XA	<u>2</u> /	IDT7133S90XCB
5962-8861001YA	<u>2</u> /	IDT7133S90L68B
5962-8861001ZA	<u>2</u> /	IDT7133S90GB
5000 0001000114	0/	IDT74 40000ED
5962-8861002UA	2/ 2/ 2/ 2/	IDT7143S90FB
5962-8861002XA	<u>2</u> /	IDT7143S90XCB
5962-8861002YA	<u>2</u> /	IDT7143S90L68B
5962-8861002ZA	<u>2</u> /	IDT7143S90GB
5962-8861003UA	2/	IDT7133SA70FB
5962-8861003XA	2/ 2/ 2/ 2/	IDT7133SA70XCB
5962-8861003YA	<u> </u>	IDT7133SAL68B
5962-8861003ZA	<u> </u>	IDT7133SA70GB
	= '	15171000717000
5962-8861004UA	2/	IDT7143S70FB
5962-8861004XA	2/ 2/ 2/ 2/	IDT7143S70XCB
5962-8861004YA	2/	IDT7143S70L68B
5962-8861004ZA	<u> </u>	IDT7143S70GB
5962-8861005UA	2/ 2/ 2/ 2/	IDT7133SA55FB
5962-8861005XA	<u>2</u> /	IDT7133SA55XCB
5962-8861005YA	<u>2</u> /	IDT7133SA55L68B
5962-8861005ZA	<u>2</u> /	IDT7133SA55GB
5000 0001000114	0/	IDT74 4005555
5962-8861006UA	2/ 2/ 2/ 2/	IDT7143S55FB
5962-8861006XA	<u> 2</u> /	IDT7143S55XCB
5962-8861006YA	<u>2</u> /	IDT7143S55L68B
5962-8861006ZA	<u>2</u> /	IDT7143S55GB
5962-8861007UA	61772	IDT7133SA90FB
5962-8861007ZA	61772	IDT7133SA90GB
5962-8861008UA	61772	IDT7143SA90FB
5962-8861008ZA	61772	IDT7143SA90GB
5962-8861009UA	61772	IDT7133SA70FB
5962-8861009ZA	61772	IDT7133SA70GB
5962-8861010UA	61772	IDT7143SA70FB
5962-8861010ZA	61772	IDT7143SA70GB
5962-8861011UA	61772	IDT7133SA55FB
5962-8861011ZA	61772	IDT7133SA55GB
5962-8861012UA	61772	IDT7143SA55FB
5962-8861012ZA	61772	IDT7143SA55GB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Not available from an approved source of supply.
- 3/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

61772

Vendor name and address

Integrated Device Technology, Incorporated 2975 Stender Way Santa Clara, CA 95054-8015

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.