
											RE	/ISIC	ONS													
LTR					<u>::-</u>		C	ESC	RIPT	ION									DATE	(YR-	MO-D	A)	AF	PRO	VED	
Α	Techn made	ica in	l cl figu	nang ure	jes v 4.	were Edi	mad tori	e ii	n ta chan	ble ges	I. thr	Cla ough	rif nout	ica:	tion	s w	ere		1990	AU	G 20		We	ekn	or)
REV																										
SHEET	r																									
REV		Α	Α			Α							Щ								L					
SHEET		22	23	24	25	26							Щ				<u> </u>		L		<u> </u>	_				<u> </u>
REV S		L	RE	V		Α		Α		Α		Α		Α		Α	<u> </u>	<u> </u>			L.	L		Α	_	Α
N	 	۱R	ZE Y	D		CHE	PARE CYCLE	eg XBY	Q Y	5 Y 0	Potential Comments	in E	8	9 M	I CRO	DEI	FENS	DA ΓS,	DIGI	ONION, OF	BIF	UPP(5444	R DY	NAM:		21
FOR USE	AGENC RTMENT	DEF IES (PARTI	MEN IE	TS) Au	PROV gus t						SIZE	SHE		CAGE				59	62	-88	369	36

« U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1774-1

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



± ± U S GOVERNMENT PRINTING DEFICE: 1989 749-0:3

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense lndex of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MI L-M-38510

- Microcircuits, General Specification for.

STANDARD

MII 1 TARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawing (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth tables. The truth tables shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-88696
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	А	SHEET 3

DESC FORM 193A SEP 87

r U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

Test	Symbol	Coi -55°C <	nditions T _{C <} +125°C		 Group A subgroups	Lii	mits	 Unit
	 - -	4.5 ₹	$V_{CC} \leq 5.5 \text{ V}$ erwise specified		 	Min	 Max	
Output high voltage	v _{OH}	V _{CC} = 4.5 V V _{IN} = V _{IH} or I _{OH} = -1 mA	VIL	A11	1, 2, 3	2.5	 	V
Output low voltage	VαL	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 1 mA	A11	 		0.5	! V
İ	 	or VIL	I _{OL} = 12 mA	A11	 		0.8	V I
Input high level	ν _{IH}	Guaranteed in voltage for a	nput logical-high all inputs	 All 	 	2.0		 V
Input low level	۷ _{IL}	 Guaranteed i voltage for a	nput logical-low	A11			0.8	V
Input clamp voltage	VIC	V _{CC} = 4.5 V	IIN = -18 mA	A11	 		 -1.2	! V
Input low current	I _{IL}	V _{CC} = 5.5 V	V _{IN} = 0.4 V	All] 		 -400 	I IμA I
Input high current	I _{IH}	V _{CC} = 5.5 V	V _{IN} = 2.7 V	All]] 		l 20	 μ A
Input high current	II	V _{CC} = 5.5 V	V _{IN} = 5.5 V	 A11] 		100	 μΑ
Off-state current	Iozh	V ₀ = 2.4 V		02	 		50 1	 μΑ
Off-state current	IOZL	V ₀ = 0.4 V		02	 		 -50	 μΑ
Output sink current	I I OL	V _{OL} = 2.0 V		A11		45	 	 mA
Output short-circuit current	IOS	V _{CC} = 5.5 V,	V ₀ = 0 V <u>1</u> /	A11	 	-60	 -275 	 mA
Power supply current	ICC	V _{CC} = 5.5 V		 A11 	1 1 1		 295 	l mA
See footnotes at end	of table	2.						
STANDAR MILITARY D		_	SIZE A			5962-8	8696	
DEFENSE ELECTRON			RE	VISION LE	VEL	SHE	ET	

☆ U. S. GOVERNMENT PRINTING OFFICE 1989—749-033

Test	 Symbol 	-55°C < T _C < +125°C	Parameter reference		Group A subgroups	Li	nits	Unit
	; 	4.5 V < VCC < 5.5 V Unless otherwise specifie 	number d 		 	Min	 Max 	
Output disable time from low, high	l t _{PLZ}	 See figure 4 C _{L =} 50 pF		02	9,10,11		l 22	l ns
	t _{PHZ}	- 		 	 		l ! 20 !	l l ns
Output enable time from low, high	 t _{PZL} 			 02 	9,10,11		 19 	l I ns I
	t _{PZH}			 	 		21	l ns
A _i to Q _i delay	 t _{PD1} 	 	1	A11	9,10,11	3	 20 	l ns
RASI to RAS _i	 t _{PD2} 	 	2	[] 	9,10,11	3	18	l ns
CASI to CAS _i	t _{PD3}		3		9,10,11	3	1 17	l ns
MSEL to Qi	 t _{PD4} 		4		9,10,11	3	20	ns
MC _i to Q _i <u>2</u> /	t _{PD5}		5] 	9,10,11	5	24	ns
LE to RAS _i	t _{PD6}		 6 		9,10,11		25	ns
LE to CAS _i	 t _{PD7} 		7	 	9,10,11		24	l ns
MC _i to RAS _i	l t _{PD8} 		8] 	9,10,11	3	21	l ns
MC _i to CAS _i <u>2</u> /	tpD9		9		9,10,11	3	 19 	ns
LE to Q _i	t _{PD10}		10		9,10,11	5	 25 	l ns
RASI, CASI	 tpWL		11	! !	9,10,11	20		l ns
RASI, CASI	 t _{PWH} 	 	12	 	9,10,11	20		l ns
ee footnotes at end	of tab	le.						
STANDAI MILITARY I		1 A 1			596	2-886	96	

± U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

Test	 Symbol	-55°C < T _C < +125°C	 Parameter reference	 Device type	 Group A subgroups_	Lii	nits	Unit
	 	4.5 V < VCC < 5.5 V Unless otherwise specified	number 	 		 Min 	 Max 	
A _i to LE	t _{S1}	 See figure 4 C _L = 50 pF	 13 	All	9,10,11	5		ns
A ₁ to LE <u>2</u> /	t _{H1}		 14 		 9,10,11 	 5 	 	l Ins
TS to Qi	t _{PD11}		 15 	 	9,10,11	i I	 23 	l ns
CS to RASi	t _{PD12}	- - 	16] 	9,10,11		 20 	ns
CS to CASi	t _{PD13}		 17	 	9,10,11		 19 	l ns
SEL _i to RAS _i	tpD14		18] 	9,10,11		 20 	l ns
SEL _i to CAS _i	t _{PD15}	- 	19		9,10,11		 18 	l ns
SEL _i to LE	t _{S2}		20	- 	9,10,11	5		l ns
SEL _i to LE <u>2</u> /	t _{H2}		21	- 	9,10,11	5	 	ns
Q_i to RAS_i (MC $i = 10$)	t _{SKEW1}	- 	 22] 	9,10,11		 17 	ns
Q _i to RAS _i (MC _i = 00,01)	t _{SKEW2}	-] 23 	i - 	9,10,11		 17 	l ns
Q _i to RAS _i	t _{SKEW3}	- - 	24	- 	9,10,11	 	10	l ns
Q _i to TAS _i	t _{SKEW4}		25] 	9,10,11		17	l ns
See footnotes at en								apara mantanta
STANDA MILITARY		1 A 1			59	62-886	96	
DEFENSE ELECTRO	3	1		LEVEL SHEET				

☆ U. S. GOVERNMENT PRINTING OFFICE: 1989:-749-033

Test	Symbol	Conditio -55°C < T _C < 4.5 V < V _{CC.}	ons +125°C	lreference		Group A	Lir	nits	Unit
		4.5 V < V _{CC ≤} Unless otherwis 	5.5 V se specified	number 	! !		Min	Max	
MC _i to RASI <u>2</u> /	 tH3 	 See figure 4 C _L = 50 pF		26 	A11	9,10,11	5		ns
CS to RASI 2/	ts3			27		9,10,11	5	 	ns
SEL _i to RAS _i <u>2</u> /	ts4	Γ 	-	28	 	9,10,11	5	 	ns
Output undershoot voltage 2/	I V _{ONP}	T 	_	 		9,10,11		 -0.5 	٧
A _i to Q _i delay	It _{PD1}	 See figure 4 C _L = 150 pF	3/	1	† 	9,10,11	9	 24 	ns
RASI to RASi	t _{PD2}	T - 1	•	 2 	 	9,10,11	9	23 23	ns
CASI to CAS	t _{PD3}	T] 3] 	9,10,11	9	 22 	ns
MSEL to Vi	t _{PD4}	T 	•	 4 		9,10,11	9	 26 	ns
MC _i to Q _i <u>2</u> /	t _{PD5}	T 	•	 5 		9,10,11	10	 28 	ns
LE to RAS _i	t _{PD6}	T 		6		9,10,11		 28 	ns
LE to CAS _i	t _{PD7}	T 	•] 7 	`	9,10,11		 27 	ns
MC _i to RAS _i	t _{PD8}	T 	-	 8 	[]	9,10,11	 9 	 25 	ns
MC _i to CAS _i 2/	t _{PD9}	T ! !	•	9 	 	9,10,11	 9	23	ns
LE to Q _i	t _{PD10}	T 		10	` 	9,10,11	10	 27 	ns
RASI, CASI	tpwL	T ! !		1 11	 	9,10,11	 20 	1	l ns
RASI, CASI	l t _{PWH}	 	•	1 12] 	9,10,11	 20] 	ns
See footnotes at e	nd of tab	le.							
STAND/ MILITARY			SIZE A			50	62-886	.06	

ts1 th1 tpD11 tpD12 tpD13 tpD14	$-55^{\circ}C \leq T_C \leq 4.5 \text{ V} \leq V_{CC}$ $4.5 \text{ V} \leq V_{CC}$ Unless otherwith See figure 4 $C_L = 150 \text{ pF}$	<pre>3/</pre>	number 13 14 15 16 17	A11	9,10,11 9,10,11 9,10,11	Min 5 5 1 5 1 1 1 1 1 1	Max	ns ns ns
t _{H1} t _{PD11} t _{PD12} t _{PD13}	See figure 4 CL = 150 pF	3/	14 15 16 16	A11	9,10,11	 	1	ns ns ns
tPD12			15		9,10,11	5 	1	ns
tpD12			16		<u> </u>	 	1	<u> </u>
t _{PD13}			<u> </u>	T -	9,10,11	 	22	.
t _{PD14}			17	Ţ		1	<u> </u>	ns
	 		1	<u> </u>	9,10,11	 	 22 	l ns
t _{PD15}	Γ		18	T - -	 9,10,11 		23	l ns
1			19	T 	9,10,11	 	22	l l ns
t _{S2}	Г і 1		20	T 	9,10,11	 5 	 	l I ns
 t _{H2} 	Г 		21	T 	9,10,11	5	 	l ns
 tskew1 	 		22	T -	9,10,11	 	15 	ns
tskew2	 		23	T '	9,10,11		 17 	ns
t _{SKEW3}	Г 		24	T 	9,10,11		1 8	l ns
t _{SKEW4}	Ť 		25	T '	9,10,11	 	1 17	l ns
of tab	le.							
STANDARDIZED MILITARY DRAWING					59	62-886	96	
	tskew1 tskew2 tskew3 tskew4 of tab	tskew1 tskew2 tskew3 tskew4 of table.	tskew1 tskew2 tskew3 tskew4 of table. RDIZED ORAWING IICS SUPPLY CENTER	th2 21 tskew1 22 tskew2 23 tskew3 24 tskew4 25 of table. RDIZED SIZE A PRAWING REVISIO	th2 tskew1 22 tskew2 23 tskew3 tskew4 24 25 Tskew4 25 RDIZED RAWING IICS SUPPLY CENTER REVISION LEVEL	th2	th2	th2

TABLE I. Electrical performance characteristics - Continued. Device! Group A Limits Unit Test |Symbol| Conditions |Parameter -55°C < T_C < +125°C 4.5 V ≤ V_{CC} ≤ 5.5 V type |subgroups reference number |Unless otherwise specified| Min Max See figure 4 $\frac{3}{C_L}$ = 150 pF 5 26 A11 | 9,10,11 MC_i to RASI 2/ tH3 27 9,10,11 5 ns CS to RASI 2/ |tS3 5 SEL; to RAS; 2/ 28 9,10,11 tS4 ns 9,10,11 -0.5 ٧ Output undershoot VONP voltage 2/ See figure 4 $C_L = 500 \text{ pF}$ 1 9,10,11 12 40 ns A_i to Q_i delay t_{PD1} RASI to RASi 2 9,10,11 12 40 ns tpD2 CASI to TAS; 12 37 3 9,10,11 ns t_{PD3} 4 9,10,11 12 42 MSEL to Qi ns t_{PD4} 5 9,10,11 12 44 ns MC_i to Q_i t_{PD5} 9,10,11 46 LE to RASi 6 ns tPD6 7 9,10,11 45 LE to CASi tpD7 ns MC; to RAS; 9,10,11 12 8 tpD8 ns MC; to TAS; 2/ 9,10,11 12 40 9 ns t_{PD9} LE to Qi 10 9,10,11 12 46 ns tpD10 9,10,11 20 RASI, CASI 11 ns ^tPWL KASI, CASI 12 9,10,11 20 ns t_{PWH} See footnotes at end of table. **STANDARDIZED** SIZE Α 5962-88696 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 Α

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988:-549-904

Electrical performance characteristics - Continued. TABLE I. |Symbol Unit Conditions Parameter Device| Group A Limits Test -55°C < T_C < +125°C 4.5 V < V_{CC} < 5.5 V reference type |subgroups number Min | Max |Unless otherwise specified| 9,10,11 5 A11 ns See figure 4 13 A_i to LE t_{S1} $C_L = 500 \text{ pF}$ 5 14 9,10,11 ns A; to LE 2/ t_{H1} 45 15 9,10,11 ns CS to Ui tpD11 40 16 9,10,11 ns CS to RAS; tpD12 17 9,10,11 38 ns CS to CASi t_{PD13} 42 9,10,11 ns SELi to RASi 18 tpD14 9,10,11 41 SELi to CASi 19 ns tpD15 9,10,11 | 5 20 ns SEL_i to LE t_{S2} 9,10,11 ns 21 SEL; to LE t_{H2} 18 9,10,11 Q_i to \overline{RAS}_i (MC i = 10) 22 ns tSKEW1 23 9,10,11 18 ns Q_i to \overline{RAS}_i (MC_i = 00,01) t_{SKEW2} 9,10,11 8 Qi to RASi 24 ns tskew3 20 ns Qi to CASi 25 9,10,11 tskew4 See footnotes at end of table. SIZE **STANDARDIZED** A 5962-88696 **MILITARY DRAWING** DEFENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OHIO 45444 10

DESC FORM 193A SEP 87


m U. S. GOVERNMENT PRINTING OFFICE: 1988-- 549-904

	TABLE I.	. Electrical performance ch	<u>aracteristi</u>	ics - Co	ntinued.			
Test	 Symbol 	-55°C < T _C < +125°C	 Parameter reference				mits	 Unit
	1	4.5 $V \le V_{CC} \le 5.5 V$	number 	 		 Min 	Max	
MC _i to RASI <u>2</u> /	tH3	See figure 4 C _L = 500 pF	 26 	A11	9,10,11	 5 		l ns
CS to RASI 2/	 tS3	!	 27]	9,10,11	5		l ns
SEL _i to RASI <u>2</u> /	ts4	7 	28	1 7	9,10,11	5		l ns
Output undershoot voltage 2/	V _{ONP}		1		9,10,11		-0.5	V I

- $\underline{1}/$ Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed 1 second.
- 2/ Guaranteed if not tested to the limits specified.
- 3/ Production ac testing at 150 pF load is not done. Performance at 150 pF load is guaranteed by characterization data and correlation to the 50 pF and 500 pF measurements.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-88696	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	Α	SHEET	

☆ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033



\$ U. S. GOVERNMENT PRINTING OFFICE 1989--749-033

Device types 01 and 02 ADDRESS OUTPUT FUNCTION TABLE

CS	MC ₁	MC _O	 MSEL 	 Mode 	MUX Output
	l 0	0	l X	 Refresh without scrubbing 	Row counter address
0	0	1	1	Refresh with scrubbing	Column counter address
 	 	 	 0 	- 	
i - I I	 1 	0	1 1	 Read/Write 	
	 	 	1 0	T 	
- 	1 1	 1 	 X	 Clear refresh counter 	 Zero
	0	 0 	X	 Refresh without scrubbing	
1 1	0	1	1 1	 Refresh with scrubbing 	
 	 	 	 0 	T 	
' 	 1 	0 	I X	 Read/Write 	
1	1 1	1	 X 	 Clear refresh counter 	

FIGURE 2. Truth table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-88696 REVISION LEVEL SHEET 13

DESC FORM 193A SEP 87

⇒ U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033

Device types 01 and 02 RAS OUTPUT FUNCTION TABLE

RAS1	cz	MC ₁	MC _O	SEL ₁	SELO	 Mode 	RAS _O	RAS ₁	RAS ₂	RAS ₃
0	İx	l X	l X	i x	X	X	1 1	1	1 1	1
	İ	0	i 0	X	X		0	0	0	0
	j -	0	1	i x	X	 Refresh with scrubbing	0	0	0	0
1	0	 	i I	1 0	0		0	1 1	1	1
		 1	 0	0	1		1 1	1 0	1	1
	İ	! !	<u> </u>	1 1	1 0	 	1 1	1	1 0	1
	İ	 		1	1	<u>†</u> !	1 1	1 1	1	0
		1 1	1	X	X	 Clear refresh counter	0	0	0	0
		0	0	'i 			0	0	0	0
	1	0	1 1	Ť I X	i I I x	 Refresh with scrubbing	0	0	0	0
		1 1	0	<u> </u>			1	1	1	1
	į Į	1 1	1 1	† 	j I	 Clear refresh counter	<u> </u>	0	. 0	0

FIGURE 2. Truth table - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88696

REVISION LEVEL
SHEET
14

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

Device types 01 and 02 CAS OUTPUT FUNCTION TABLE Internal **Outputs** Inputs ICS IMC1 lmc_o CASI ICNTR₁ **icntro** CASO CAS₁ CAS₂ CAS₃ ISEL₁ ISELO Χ X X X X X Χ X Χ Χ Χ Χ Х χ Х Х X Χ χ Χ Χ X Хİ Χ χ X X Χ χ FIGURE 2. Truth table - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-88696

REVISION LEVEL
SHEET
15

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE 1989-749-033

Device types 01 and 02 MODE CONTROL FUNCTION TABLES

MC 1	MC _O	Operating mode
0	0 	Refresh without scrubbing. Refresh cycles are performed with only the row counter being used to generate addresses. In this mode, all four RAS; outputs are active while the four CAS; signals are kept HIGH.
0		Refresh with scrubbing/initialize. During this mode, refresh cycles are done with both the row and column counters generating the addresses. MSEL is used to select between the row and column counter. All four $\overline{RAS_i}$ go lactive in response to RASI, while only one $\overline{CAS_i}$ output goes LOW in response to CASI. The bank counter keeps track of which $\overline{CAS_i}$ output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern.
1	0	Read/Write. This mode is used to perform Read/Write cycles. Both the row land column addresses are latched and multiplexed to the address output lines lusing MSEL, SEL ₀ , and SEL ₁ , and are decoded to determine which RAS; CAS; will be active.
1	1	Clear refresh counter. This mode will clear the three refresh counters (row, column, and bank) on the high-to-low transition of RASI, putting them lat the start of the refresh sequence. In this mode, all four RAS; are driven LOW upon receipt of RASI so that DRAM wake-up cycles may be performed

FIGURE 2. Truth tables - Continued.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE
A
5962-88696

REVISION LEVEL
SHEET
16

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE 1989 749-603





SETUP, HOLD AND RELEASE TIMES

- NOTES:

 i. Diagram shown for HIGH data only. Output transition may be opposite sense.

 2. Cross-hatched are "don't care" condition.





FIGURE 4. Switching waveforms and test circuits.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-88696
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033




★ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033



NOTE: t_{PD} specified at C_L = 50, 150 and 500pF.

CAPACITIVE LOAD SWITCHING



THREE-STATE ENABLE/DISABLE

(FOR DEVICE TYPE 02 ONLY)

FIGURE 4. Switching waveforms and test circuits - Continued.


STANDARDÍZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88696

REVISION LEVEL
SHEET
20

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033



☆ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 testing shall be sufficient to verify the functional operation of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved source of supply.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		Ę	5962-88696	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET 22	

DESC FORM 193A SEP 87

a U. S. GOVERNMENT PRINTING OFFICE: 1989 --749 003

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 1 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

5. PACKAGING

 $5.1\,$ Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-88696	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- A	SHEET 23	

DESC FORM 193A SEP 87

Y	Pin number				Description					
15-22 12-17 These inputs drive Q ₀ -Q ₈ when the device is in the Read/Write mode and MSEL is low. Ag-A ₁ 7 are latched in as the Column Address, and will drive Q ₀ -Q ₈ when MSEL is high and the DMC is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal. 23,24 33,34 SEL ₀₋₁ I These two inputs are normally the two higher-order address bits and are used in the Read/Write mode to select which bank of memory will receiving the RAS ₁ and CAS ₁ signals after RASI and CASI go high. 14 19 LE										
		12-17) 21-24		I	These inputs and MSEL is 1 will drive Q_0	drive Q _O -Q ow. Ag-A ₁ -Qg when M	8 when 7 are ISEL is	n the device is latched in as s high and the !	in the Re the Column DMC is in	ad/Write mode Address, and the Read/Write
to become transparent allowing the latches to accept new input date A low input on LE latches the input data, assuming it meets the set and hold time requirements. 2	23,24	33,34	SEL ₀₋₁	I	are used in t	he Read/Wr	ite mo	ode to select w	hich bank	of memory will be
the memory address inputs. When MSEL is high the Column Address is selected, while the Row Address is selected when MSEL is low. The address may come from either the address latch or refresh address counter depending on MCO_1. 1	14	19	LE	I	to become tra A low input o	nsparent a n LE latch	llowines the	ng the latches	to accept	new input data.
the device operates normally in all four modes. When CS goes high, device will not enter the Read/Write mode. This allows more than conducted by the control the same memory, thus providing an easy method for expanding the memory size. 52 OE	2	2	MSEL	I	the memory address inputs. When MSEL is high the Column Address is selected, while the Row Address is selected when MSEL is low. The address may come from either the address latch or refresh address					
high, the outputs of the DMC enter the high-impedance state. OE is available on device 02 only. 25,26	1	1	TS	I	the device operates normally in all four modes. When $\overline{\text{CS}}$ goes high, the device will not enter the Read/Write mode. This allows more than one device DMC to control the same memory, thus providing an easy method					
DMC should be using. The description of the four operating modes in given in figure 2. 32-35 46-49 Q ₀₋₈ 0 These address outputs will feed the DRAM address inputs, and provided the provided in capacitance. STANDARDIZED SIZE		52 	ŌĒ	I I	high, the out	puts of the	e DMC	s/disables the enter the high	output sig -impedance	nals. When OE is state. OE is
STANDARDIZED SIZE	25,26	35,36	MC ₀₋₁	I	DMC should be	using. 1	o spec	cify which of t scription of th	he four op e four ope	erating modes the rating modes is
SIANDANDIZED	39-431	54-571	Q ₀₋₈	0						
SIANDANDIZED										
SIANDANDIZED			AND A DE		n	SIZE				
							50	62-88696		
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET	_				rindi e				9,3	

à U. S. GOVERNMENT PRINTING OFFICE 1989 →749-033

5.47 64.66 I I one of the four banks of dynamic memory. Each will go low	ther RASI going
5.47 64.66	
selected by SELO and SEL1 and only after RASI goes high. go low in response to RASI in either of the Refresh modes.	only when
8 68 CASI I This input going active will cause the selected CAS; output	t to be
$(28,30)$ 39,41 (\overline{CAS}_{0-3}) 0 During normal Read/Write cycles the two select bits (SEL ₀ , 4,46 63,65 determine which (\overline{CAS}_i) output will go active following CASI of the two select bits (SEL ₀ , 4,46 63,65 determine which (\overline{CAS}_i) output will go active following CASI of the two select bits (SEL ₀ , 4,46 63,65 determine which (\overline{CAS}_i) output for (\overline{CAS}_i) output Function Tall For nonscrubbing cycles, all four (\overline{CAS}_i) outputs remain high.	going high. elected by ble).

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

DESC FORM 193A SEP 87

tr U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

6.7 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC. The approved source listed below is for information purposes only and is current only to the date of the last action of this document.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-8869601XX	34335	AM2968A/BXC
5962-8869602YX	34335	AM2968A/BUA

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34335

Vendor name and address

Advanced Micro Devices, Incorporated 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989---749-033

JAN 0 7 1991

019885 _ _ _