

**REVISIONS**

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Added two device types with access times of 25 ns and 20 ns for vendor CAGE 1FN41. Added low power version. Added F-16 package. Editorial changes throughout.	92-04-21	M. A. Frye
B	Source for 01, 02, and 06 devices no longer available. Added devices 08-12. Added 28 J leaded chip carrier package. Updated boilerplate, editorial changes throughout.	94-10-21	M. A. Frye

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV	B	B	B	B	B	B														
SHEET	15	16	17	18	19	20														

REV STATUS OF SHEETS	REV	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14		

<b>PMIC N/A</b>  <b>STANDARD MICROCIRCUIT DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A	PREPARED BY KENNETH S RICE	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		
	CHECKED BY RAY MONNIN	MICROCIRCUIT, DIGITAL, CMOS, ULTRAVIOLET ERASABLE, PROGRAMMABLE LOGIC ARRAY, MONOLITHIC SILICON		
	APPROVED BY MICHAEL A FRYE			
	DRAWING APPROVAL DATE 88-09-16	SIZE <b>A</b>	CAGE CODE <b>67268</b>	<b>5962-88726</b>
	REVISION LEVEL B	SHEET 1	OF 20	


DESC FORM 193 JUL 94 5962-E406-94  
 DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

9004708 0003640 355

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Address access time
01	V750	22-input 10-output and-or-logic array	40 ns
02	V750	22-input 10-output and-or-logic array	35 ns
03	V750	22-input 10-output and-or-logic array	25 ns
04	V750	22-input 10-output and-or-logic array	20 ns
06	V750L	22-input 10-output and-or-logic array	35 ns
07	V750L	22-input 10-output and-or-logic array	25 ns
08	V750B	22-input 10-output and-or-logic array	10 ns
09	V750B	22-input 10-output and-or-logic array	15 ns
10	V750B	22-input 10-output and-or-logic array	25 ns
11	V750BL	22-input 10-output and-or-logic array	15 ns
12	V750BL	22-input 10-output and-or-logic array	25 ns

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
L	GDIP3-T24	24	dual-in-line package 1/
3	CQCC1-N28	28	square chip carrier 1/
X	GDFP1-F24	24	flat pack package 1/
Y	CQCC1-J28	28	J leaded chip carrier 1/

1.2.3 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when Lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 2/

Supply voltage range - - - - -	-0.5 V dc to +7.0 V dc
Input voltage range - - - - -	-2.0 V dc to +7.0 V dc 3/
Output voltage applied - - - - -	-0.5 V dc to +7.0 V dc 3/
Output sink current - - - - -	16 mA
Thermal resistance, junction-to-case ( $\Theta_{JC}$ ) - - -	See MIL-STD-1835
Maximum power dissipation ( $P_D$ ) 4/ - - - - -	1.2 W
Maximum junction temperature - - - - -	+175°C
Lead temperature (soldering, 10 seconds maximum) -	+300°C

1/ Lid shall be transparent to permit ultraviolet light erasure.

2/ All voltages referenced to  $V_{SS}$ .

3/ Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns.

Maximum output pin voltage is  $V_{CC} + 0.75$  V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns.

4/ Must withstand the added  $P_D$  due to short circuit test, e.g.,  $I_{OS}$ .

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>	<b>5962-88726</b>	
		<b>REVISION LEVEL B</b>	<b>SHEET 2</b>

DESC FORM 193A  
JUL 94

9004708 0003641 291

1.4 Recommended operating conditions.

Supply voltage ( $V_{CC}$ )	-----	4.5 V dc to 5.5 V dc
High level input voltage ( $V_{IH}$ )	-----	2.0 V dc minimum
Low level input voltage ( $V_{IL}$ )	-----	0.8 V dc maximum

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and bulletin. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.  
 MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.3.1 Unprogrammed devices. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in group A, B, or C inspections (see 4.3), the device shall be programmed by the manufacturer prior to test with a minimum of 50 percent of the total number of gates programmed or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.

3.2.3.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 3

DESC FORM 193A  
 JUL 94

9004708 0003642 128

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions <sup>1/</sup> -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -4.0 mA	1, 2, 3	All	2.4		V
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = 8.0 mA	1, 2, 3	01-04, 06,07 08-12		0.5	V
		I <sub>O</sub> = 12 mA					
High impedance output <sup>2/</sup> leakage current	I <sub>OZ</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, V <sub>O</sub> = GND	1, 2, 3	All	-10	10	μA
High level input current	I <sub>IH</sub>	V <sub>IH</sub> = 5.5 V	1, 2, 3	All		10	μA
		V <sub>IH</sub> = 2.4 V	1, 2, 3	All		10	μA
Low level input current	I <sub>IL</sub>	V <sub>IL</sub> = 0.4 V	1, 2, 3	All		-10	μA
		V <sub>IL</sub> = GND	1, 2, 3	All		-10	μA
Operating supply current	I <sub>CC1</sub>	V <sub>CC</sub> = 5.5 V, f = f <sub>MAX</sub>	1, 2, 3	01-04, 06,07 08-12		140	mA
						190	
Standby supply current	I <sub>CC2</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND, Outputs open	1, 2, 3	01-04 08-10 06,07 11,12		140	mA
						190	
						15	
						5	
Output short circuit <sup>3/</sup> current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V	1, 2, 3	All	-30	-120	mA
Input capacitance	<sup>C<sub>I</sub></sup> <sub>4/5/</sub>	V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C, f = 1 MHz (see 4.3.1c)	4	All		8	pF
Output capacitance	<sup>C<sub>O</sub></sup> <sub>4/5/</sub>	V <sub>O</sub> = 0 V, V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C, f = 1 MHz (see 4.3.1c)	4	All		8	pF
Functional tests		see note 4 of table II	7,8A,8B				
Input or feedback to nonregistered output	t <sub>PD</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 50 pF, see figures 4 and 5	9, 10, 11	01		40	ns
				02		35	
				06		30	
				03,07, 10,12		25	
				04		20	
				08		10	
				09,11		15	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 4

DESC FORM 193A  
JUL 94

9004708 0003643 064

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions <sup>1/</sup> -55°C ≤ T <sub>c</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Clock to output	t <sub>CO</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 50 pF, see figures 4 and 5	9, 10, 11	01		35	ns
				02,06		30	
				03,07, 10,12		22	
				04		20	
				09,11		14	
				08		10	
Input to output enable	t <sub>EA</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 5 pF, see figures 4 and 5	9, 10, 11	01		40	ns
				02,06		35	
				03,07, 10,12		25	
				04		20	
				09,11		15	
				08		10	
Input to output disable	t <sub>ER</sub>		9, 10, 11	01		40	ns
				02,06		35	
				03,07, 10,12		25	
				04		20	
				09,11		15	
				08		10	
Clock period	t <sub>p</sub>		9, 10, 11	01	35		ns
				02,06	30		
				03,07	22		
				04	18		
				10,12	17		
				09,11	14		
Clock pulse width <u>4/ 5/</u>	t <sub>CL</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 50 pF, see figures 4 and 5	9, 10, 11	01	17		ns
				02,06	15		
				03,07	10		
				10,12	8.5		
				04	8		
				09,11	7		
Clock to feedback	t <sub>CF</sub>		9, 10, 11	01	15		ns
				02,06	12		
				03, 04,07, 10,12	10		
				09,11	9		
				08	7.5		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 5

DESC FORM 193A  
JUL 94

9004708 0003644 TTD

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ -55°C ≤ T <sub>c</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Input setup time 4/ 5/	t <sub>S</sub>	VCC = 4.5 V, C <sub>L</sub> = 50 pF see figures 4 and 5	9, 10, 11	01	20		ns
				02,06	18		
				03,07			
				10,12	12		
				04,11	10		
				09	8		
Hold time 4/ 5/	t <sub>H</sub>		9, 10, 11	01	15		ns
				02,06	10		
				03,			
				04,07,	5		
				09,10,			
				11,12	7		
Maximum clock frequency 4/ 5/	f <sub>MAX</sub>		9, 10, 11	01	28		MHz
				02,06	33		
				11	41		
				03,07,			
				09	45		
				04	55		
Asynchronous reset pulse width	t <sub>AW</sub>		9, 10, 11	01	40		ns
				02,06	35		
				03,07,			
				10,12	20		
				04,			
				09,11	15		
Asynchronous reset recovery time	t <sub>AR</sub>		9, 10, 11	01	40		ns
				02,06	35		
				03,07,			
				10,12	20		
				04,			
				09,11	15		
Feedback setup time	t <sub>SF</sub>		9, 10, 11	01,02	18		ns
				06	15		
				03,07,			
				09,10,			
				11,12	7		
				04	5		
				08	4		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 6

DESC FORM 193A  
JUL 94

9004708 0003645 937

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Asynchronous reset to registered output reset	t <sub>AP</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 50 pF, see figures 4 and 5	9, 10, 11	01		40	ns
				02,06		35	
				03,07, 10,12		25	
				04,		20	
				09,11		15	
				08		12	
Clock period, input pin clock	t <sub>PS</sub>		9, 10, 11	08	10		ns
				09,11	12		
				10,12	16		
Clock pulse width, input pin clock	t <sub>WS</sub>		9, 10, 11	08	05		ns
				09,11	06		
				10,12	08		
Clock to feedback, input pin clock	t <sub>CFS</sub>		9, 10, 11	08		5	ns
				09,11		5.5	
				10,12		7	
Input setup time, input pin clock	t <sub>SS</sub>		9, 10, 11	08	05		ns
				09	08		
				10	09		
				11	10		
				12	12		
Hold time, input pin clock	t <sub>HS</sub>		9, 10, 11	08-12	0		ns
Maximum clock frequency, input pin clock	f <sub>maxs</sub>		9, 10, 11	08		83	MHz
				09		58	
				10		41	
				11		52	
				12		37	
Asynchronous reset recovery time, input pin clock	t <sub>ARS</sub>		9, 10, 11	08	10		ns
				09,11	15		
				10,12	25		
Clock to output, input pin clock	t <sub>COS</sub>		9, 10, 11	08	0	7	ns
				09,11	0	9	
				10,12	0	15	
Setup time, synchronous preset product term clock	t <sub>SP</sub>		9, 10, 11	04	12		ns
				01,02	18		
				08	07		
				09,11	08		
				03,06, 07,10,			
				12	15		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 7

DESC FORM 193A  
JUL 94

9004708 0003646 873

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Feedback setup time, input pin clock	t <sub>SFS</sub>	V <sub>CC</sub> = 4.5 V, C <sub>L</sub> = 50 pF, see figures 4 and 5	9, 10, 11	08	05		ns
				09,11	07		
				10,12	09		
Setup time, synchronous preset, input pin clock	t <sub>SPS</sub>		9, 10, 11	08	05		ns
				09,11	11		
				10,12	15		

- 1/ All voltages are referenced to ground.
- 2/ I/O terminal leakage is the worst case of I<sub>IX</sub> or I<sub>OZ</sub>.
- 3/ Only one output shorted at a time.
- 4/ Tested only initially and after any design changes.
- 5/ Test applies only to register outputs.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in 6.4 herein.

3.6 Processing EPLDS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.6.1 Erasure of EPLDS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.

3.6.2 Programmability of EPLDS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and table III.

3.6.3 Verification of erasure of programmability of EPLDS. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.7 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.8 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 8

DESC FORM 193A  
JUL 94

■ 9004708 0003647 70T ■



Device types	01-04, 06-12	
Case outlines	L,X	3,Y
Terminal number	Terminal symbol	
1	CK/I	NC
2	I	CK/I
3	I	I
4	I	I
5	I	I
6	I	I
7	I	I
8	I	NC
9	I	I
10	I	I
11	I	I
12	GND	I
13	I	I
14	I/O	GND
15	I/O	NC
16	I/O	I
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	I/O	I/O
22	I/O	NC
23	I/O	I/O
24	V <sub>CC</sub>	I/O
25	---	I/O
26	---	I/O
27	---	I/O
28	---	V <sub>CC</sub>

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-88726</b>
		<b>REVISION LEVEL B</b>	<b>SHEET 9</b>

DESC FORM 193A  
JUL 94

■ 9004708 0003648 646 ■

Truth table																					
Input pins												Output pins									
I	I	I	I	I	I	I	I	I	I	I	I	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
X	X	X	X	X	X	X	X	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

- NOTES:
1. Z = three-state.
  2. X = don't care.


FIGURE 2. Truth table (unprogrammed).

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-88726</b>
		<b>REVISION LEVEL B</b>	<b>SHEET 10</b>

DESC FORM 193A  
JUL 94

9004708 0003649 582

OUTPUT MACROCELL



S2	S1	S0	Output configuration
0	0	0	Active low, combined terms, registered
0	0	1	Active low, combined terms, combinatorial
0	1	0	Active low, separate terms, registered
0	1	1	Active low, separate terms, combinatorial
1	0	0	Active high, combined terms, registered
1	0	1	Active high, combined terms, combinatorial
1	1	0	Active high, separate terms, registered
1	1	1	Active high, separate terms, combinatorial

FIGURE 3. Logic diagram (unprogrammed) for devices 01 - 04 and 06, 07.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 11

DESC FORM 193A  
 JUL 94

■ 9004708 0003650 2T4 ■






FIGURE 3. Logic diagram (unprogrammed) -for devices 08 - 12.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 12

DESC FORM 193A  
 JUL 94



■ 9004708 0003651 130 ■

OUTPUT TEST LOAD



CIRCUIT A OR EQUIVALENT

OUTPUT TEST LOAD



CIRCUIT B OR EQUIVALENT


\* Including jig and scope  
(minimum value)

FIGURE 4. Output test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-88726
		REVISION LEVEL <b>B</b>	SHEET 13

DESC FORM 193A  
JUL 94

9004708 0003652 077




NOTE: Timing measurement reference is 1.5 V. Input ac driving levels are 0.0 V and 3.0 V, unless otherwise specified.

FIGURE 5. Switching waveforms - (All device types).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 14

DESC FORM 193A  
 JUL 94

■ 9004708 0003653 T03 ■



NOTE: Timing measurement reference is 1.5 V. Input ac driving levels are 0.0 V and 3.0 V, unless otherwise specified.

FIGURE 5. Switching waveforms - continued (Device types 08 - 12).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-88726
		REVISION LEVEL <b>B</b>	SHEET 15

DESC FORM 193A  
 JUL 94

■ 9004708 0003654 94T ■

3.9 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 2.1 herein).

3.10 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2)  $T_A = +125^\circ\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A.

(1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.

(2) Bake, unbiased, for 72 hours at  $+140^\circ\text{C}$  to screen for data retention lifetime.

(3) Perform a margin test using  $V_m = +5.8\text{ V}$  at  $25^\circ\text{C}$  using loose timing (i.e.,  $t_{ACC} = 1\ \mu\text{s}$ ).

(4) Perform dynamic burn-in (see 4.2a).

(5) Margin at  $V_m = +5.8\text{ V}$ .

(6) Perform electrical tests (see 4.2).

(7) Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.

(8) Verify erasure (see 3.5.3).

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 4 ( $C_I$  and  $C_O$  measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-88726</b>
		<b>REVISION LEVEL B</b>	<b>SHEET 16</b>

DESC FORM 193A  
JUL 94

9004708 0003655 886



4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4 Erasing procedures. The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms ( $\text{\AA}$ ). The integrated dose (i.e., ultraviolet intensity x exposure time) for erasure should be a minimum of fifteen (15)  $\text{Ws/cm}^2$ . The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a  $1200 \mu\text{W/cm}^2$  power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is  $7258 \text{Ws/cm}^2$  (1 week at  $12,000 \mu\text{W/cm}^2$ ). Exposure of the device to high intensity ultraviolet light for long periods may cause permanent damage.

4.5 Programming procedures for method A. The programming characteristics in table III and the following procedures shall be used for programming the device.

- a. Connect the device in the electrical configuration for programming the waveforms of figure 6 and programming characteristics of table III shall apply.
- b. Initially and after each erasure all bits are in the "1" state. A programmed "0" can be changed to a "1" by ultraviolet light erasure (see 4.4).
- c. Programming occurs when the  $V_{pp}$  is at 12.5 V and PGM pulse is at 12.5 V.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal .

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 17

DESC FORM 193A  
 JUL 94

9004708 0003656 712

TABLE II. Electrical test requirements. 1/ 2/ 3/ 4/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) (pre burn-in)	1
Final electrical test parameters (method 5004) for programmed devices	1*,2,3,7*,8A,8B
Final electrical test parameters (method 5004) for unprogrammed devices	1*,2,3,7*,8A,8B,9
Group A test requirements (method 5005)	1,2,3,4**,7,8A,8B,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8A,8B

- 1/ \* indicates PDA applies to subgroups 1 and 7.
- 2/ \*\* see 4.3.1c.
- 3/ Any or all subgroups may be combined when using high-speed testers.
- 4/ Subgroups 7 and 8 functional tests shall verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices.

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.5 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 18

DESC FORM 193A  
 JUL 94

■ 9004708 0003657 659 ■

TABLE III. Programming characteristics for method A.

Parameter	Symbol	Conditions <sup>1/</sup> T <sub>A</sub> = +25°C ±5°C, V <sub>CC</sub> = 6.0 V ±0.25 V V <sub>PP</sub> = 12.5 V ±0.5 V	Device Types	Limits		Unit
				Min	Max	
Input current (all inputs)	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	ALL		10	μA
Input low level (all inputs)	V <sub>IL</sub>		ALL	-0.6	0.8	V
Input high level	V <sub>IH</sub>		ALL	2.0	V <sub>CC</sub> <sup>+</sup> .75	V
Output low voltage during verify	V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	ALL		0.5	V
Output high voltage during verify	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	ALL	2.4		V
V <sub>CC</sub> supply current	I <sub>CC2</sub>		01-04, 06,07		140	mA
			08-12		190	
V <sub>PP</sub> supply current (program)	I <sub>PP2</sub>	V <sub>PP</sub> pin = V <sub>PP</sub>	ALL		30	mA
Address setup time	t <sub>AS</sub>		ALL	2		μs
OE setup time	t <sub>OES</sub>		ALL	2		μs
Data setup time	t <sub>DS</sub>		ALL	2		μs
Address hold time	t <sub>AH</sub>		ALL	0		μs
Data hold time	t <sub>DH</sub>		ALL	2		μs
Output enable to output float delay	<sup>2/</sup> t <sub>DFP</sub>		ALL	0	130	ns
V <sub>CC</sub> = setup time	t <sub>VCS</sub>		ALL	2		μs
PGM initial program pulse width	<sup>3/</sup> t <sub>PW</sub> <sup>3/</sup>		01-04, 06,07	0.95	1.05	ms
			08-12	.095	.105	
PGM overprogram pulse width	<sup>4/</sup> t <sub>OPW</sub>		01-04, 06,07	18	225	ms
			08-12	.475	65.63	
Data valid from OE	t <sub>DV</sub>		ALL		70	ns

1/ V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2/ This parameter is only sampled and is not 100 percent tested. Output float is defined as the point where data is no longer driven, see timing diagram.

3/ Initial program pulse width tolerance is 1 ms ±5 percent.

4/ The length of the overprogram pulse may vary from 18 ms to 225 ms as a function of the iteration counter value X.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 19

DESC FORM 193A

JUL 94

7004708 0003658 595




FIGURE 6. Programming waveforms.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88726
		REVISION LEVEL B	SHEET 20

DESC FORM 193A  
 JUL 94

9004708 0003659 421

45032