								RE	VISI	ons		T				— · r				
LTR					DE	SCRI	PTIO	N					DA	TE (YR-MO-	DA)	1	APPRO	OVED	
												ł								
REV SHEET																				
REV																		L		
SHEET	15	16	17	18	19	20		 											ļ	
REV STAT OF SHEET				RE SH	IEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
		RY)		PREPARED BY Joseph A. Kerby CHECKED BY Thanh V. Nguyen				DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MICROCIRCUIT, DIGITAL, FAST CMOS,											
THIS DRAWI FOR USE BY AND AGE	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		ENTS	 	APPROVED BY Monica L. Poelking				16-BIT BUFFER/LINE DRIVER WITH NONINVERTING THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS AND LIMITED OUTPUT VOLTAGE SWING, MONOLITHIC SILICON											
AMSC N/	Q				DRAWING APPROVAL DATE 94-03-22 REVISION LEVEL						AGE CODE 67268		5962-92257							
ł										SHE	ЕΤ	1	0	F	20					

DESC FORM 193 JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E366-93

💻 9004708 0002474 T&9 🖿

1. SCOPE

1.1 <u>Scope</u>. This drawing forms a part of a one part – one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. ۰. ۲

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54FCT16244T	16-bit buffer/line driver with noninverting three-state outputs, TTL compatible inputs and limited output voltage swing.
02	54FCT16244AT	16-bit buffer/line driver with noninverting three-state outputs, TTL compatible inputs and limited output voltage swing.
03	54FCT16244CT	16-bit buffer/line driver with noninverting three-state outputs, TTL compatible inputs and limited output voltage swing.

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device_requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535
<u>Case outline(s)</u> .	The case outline(s) shall be as designated in MIL-STD-1835, and as follows:

Outline letter	<u>Descriptive</u> designator	Terminals	<u>Package_style</u>
x	GDFP1-F48	48	Flat package

1.2.5 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and Y. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A JUL 91

1.2.4

9004708 0002475 915 🔳

<u> </u>			
1.3 Absolute maximum ratings. <u>1/2/3</u> /			
Supply voltage range $(V_{CC}) = $	0.5 V (0.5 V (0.5 V (20 mA ±20 mA 30 mA +70 mA	lc to +7.0 V dc lc to V _{CC} + 0.5 V dc lc to V _{CC} + 0.5 V dc lc to V _{CC} + 0.5 V dc	<u>4</u> / <u>4</u> /
bC V _{CC} current (I_{CC})	65°C tr 65°C tr 1.0 W +300°C	A 5 +150°C 5 +135°C -STD-1835	
1.4 <u>Recommended operating conditions</u> . 2/ <u>3</u> /			
Supply voltage range (V_{CC})	2.0 V 55°C t	dc to +5.5 V dc dc to V _{CC} dc to V _{CC} o +125°C	
(from V $_{IN}$ = 0.3 V to 2.7 V, 2.7 V to 0.3 V) Maximum high level output current (I $_{OH}$) Maximum low level output current (I $_{OL}$)	24 mA 48 mA		
1.5 Digital logic testing for device classes Q and \underline{V} .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX perc	ent <u>5</u> /	
	– – XX pero	ent <u>5</u> /	
	permanent damage	-	ded operation at the
logic tests (MIL-STD-883, test method 5012) 	ermanent damage ability.	-	ded operation at the
<pre>logic tests (MIL-STD-883, test method 5012) 1/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli 2/ Unless otherwise noted, all voltages are referenced to</pre>	permanent damage ability. p GND.	to the device. Exten	
<pre>logic tests (MIL-STD-883, test method 5012) 1/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli 2/ Unless otherwise noted, all voltages are referenced to 3/ The limits for the parameters specified herein shall a range of -55°C to +125°C.</pre>	permanent damage ability. o GND. apply over the fi	to the device. Exten	
<pre>logic tests (MIL-STD-883, test method 5012) 1/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli 2/ Unless otherwise noted, all voltages are referenced to 3/ The limits for the parameters specified herein shall a range of -55°C to +125°C.</pre>	permanent damage ability. o GND. apply over the fi	to the device. Exten	
<pre>logic tests (MIL-STD-883, test method 5012) 1/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli 2/ Unless otherwise noted, all voltages are referenced to 3/ The limits for the parameters specified herein shall a range of -55°C to +125°C. 4/ For V_{CC} ≥ 6.5 V, the upper limit on the range is limit 5/ Values will be added when they become available.</pre>	permanent damage ability. 5 GND. apply over the fi ted to 7.0 V.	to the device. Exten	e and case temperatur
<pre>logic tests (MIL-STD-883, test method 5012) 1/ Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect reli 2/ Unless otherwise noted, all voltages are referenced to 3/ The limits for the parameters specified herein shall a range of -55°C to +125°C. 4/ For V_{CC} ≥ 6.5 V, the upper limit on the range is limit</pre>	permanent damage ability. o GND. apply over the fi	to the device. Exten	

JUL 91

٤

9004708 0002476 851 🖿

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

2

SPECIFICATION

MILITARY

MIL-I-38535

- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QN) plan, and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-1-38535 for device classes Q and V and herein.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 4.

3.2.6 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 5.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

DESC FORM 193A JUL 91

9004708 0002477 798 🛲

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class N shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MiL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-I-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

DESC FORM 193A JUL 91

🔳 9004708 0002478 624 🎟

Test and ILL-STD-883 test	Symbol	Test conditions $-55^{\circ}C \le T_{c} \le +125^{\circ}C = 2/$ $4.5 V \le V_{CC} \le 5.5 V$ unless otherwise specified	Device type	v _{cc}	Group A subgroups	Lim	its <u>3</u> /	Unit	
method $1/$		unless otherwise specified				Min	Max		
output voltage 3006	V _{он1} <u>4</u> /	For all inputs affecting output under test $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.8 \text{ v}$ $V_{IL} = 0.8 \text{ v}$ For all other inputs $V_{IM} = V_{C} \text{ or GND}$ $I_{OH} = -300^{\circ} \mu \text{A}$	ALL	4.5 V	1,2,3	3.0	v _{cc} -0.5	V	
	V _{OH2}	For all inputs affecting output under test $V = V_H \text{ or } V_{IL}$ VIN = 2.0 V IL VIH = 0.8 V For all other inputs $V_I = V_{CC} \text{ or GND}$ $I_{OH} = -3 \text{ mA}$	All	4.5 V	1,2,3	2.5	V _{cc} -0.5		
	V _{OH3}	For all inputs affecting output under test $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.0 \text{ V}$ $V_{IH} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC} \text{ or GND}$ $I_{OH} = -12 \text{ mA}$	ALL	4.5 V	1,2,3	2.4	v _{cc} -0.5		
	V _{OH4}	For all inputs affecting output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$	ALL	4.5 V	1,2,3	2.0	v _{cc} -0.5		
Low level output voltage 3007	V _{OL1}	For all inputs affecting output under test $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.0 \text{ V}$ $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 300 \ \mu \text{A}$	ALL	4.5 V	1,2,3		0.20	V	
See footnotes at a	STANI	DARDIZED RY DRAWING	SIZE A				5962-	-9225	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REV	ISION LE	VEL.	SHEET		

¥

DESC FORM 193A JUL 91

9004708 0002479 560 🎟

Test and MIL-ST0-883 test	Symbol	Test condition $-55^{\circ}C \le T_{C} \le +12$ $4.5 V \le V_{CC} \le 12$		Device type	v _{cc}	Group A subgroups	Lim	its <u>3</u> /	Unit
method $1/$		unless otherwise s	pecified			1	<u>Min</u>	Max	
ow level output voltage 3007	V _{oL2}	For all inputs affect output under test VIN = VIH or VIL VIN = 2.0 V VIH = 0.8 V For all other inputs VIN = VCC or GND IOL = 48 mA	ing	ALL	4.5 V	1,2,3		0.55	V
hree-state output leakage current	¹ оzн	moE = V or VIL	v _{out} = v _{cc}	ALL	5.5 V	1,2		±1.0	μA
high 3021	5/6/	$ \begin{array}{c} m\overline{OE} = V_{IH} \text{ or } V_{IL} \\ V_{IH} = 2.0 \text{ V} \\ V_{IL} = 0.8 \text{ V} \\ For all other inputs \\ V_{IN} = V_{CC} \text{ or } GND \end{array} $				3		±5.0	
ihree-state output	I _{OZL}	$ \overline{\text{mOE}} = V_{\text{I}} \text{ or } V_{\text{I}}$	VOUT = GND	ALL	5.5 V	1,2		±1.0	μA
leakage current low 3020	<u>5/ 6</u> /	$ \begin{array}{c c} \hline m\overline{\text{OE}} = V & \text{or } V \\ V = 2.0 & V \\ V_{\text{IH}} = 2.8 & V \\ V_{\text{IL}} = 0.8 & V \\ For all other inputs \\ V_{\text{IN}} = V_{\text{CC}} & \text{or } \text{GND} \\ \end{array} $				3		±5.0	
legative input clamp voltage 3022	v _{IC-}	For input under test	I _{IN} = -18 mA	ALL	4.5 V	1,2,3		-1.2	V
Input current high 3010	I _{IH}	For input under test		ALL	5.5 V	1,2		±1.0	μA
5010		$V_{IN} = V_{C}$ For all other inputs $V_{IN} = V_{CC}$ or GND				3		±5.0	
Input current low 3009	IL	 For input under test V _{IN} = GND		ALL	5.5 V	1,2		±1.0	μA
5007		For all other inputs $V_{IN} = V_{CC}$ or GND				3		±5.0	
Input capacitance 3012	с _{IN} <u>7</u> 7	See 4.4.1c T _C = +25°C		ALL	GND	4		6.0	pF
Output capacitance 3012	с <u>7</u> 90т	See 4.4.1c T _C = +25°C		ALL	GND	4		8.0	pF
Short circuit output current 3011	I _{os} <u>8</u> /	For all inputs VIN = V _{CC} or GND V _{OUT} = GND		ALL	5.5 V	1,2,3	-80	-225	mA
See footnotes at e	nd of tal	bl e .							
-	ILLITA	DARDIZED RY DRAWING	FD	SIZE A				5962	-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REV	ISION LE	VEL	SHEET	7	

JUL 91

9004708 0002480 282

Test and MIL-STD-883 test	Symbol	Test condition $-55^{\circ}C \le T_{C} \le +12$ $4.5 V \le V_{CC} \le 5$	25°C <u>2</u> /	Device type	v _{cc}	Group A subgroups	Lir	mits <u>3</u> /	Unit
method <u>1</u> /	 	unless otherwiše sp	Decified		 		Min	Max	ļ
utput drive current 3011	I ₀ <u>8</u> /	v _{out} = 2.5 v		ALL	5.5 V	1,2,3	-50	-180	mA
ff-state leakage current	¹ off <u>9</u> /	For input or output und V _{IN} or V _{OUT} = 4.5 V All other pins at 0.0	der test V	ALL	0.0 V	<u>1,2</u> 3		±1.0 ±5.0	μΑ
ynamic Power supply current	^I ccD <u>4</u> / <u>10</u> /	Outputs open		ALL	5.5 V	4,5,6		100	µA/ MHz•Bit
uiescent supply current delta, TTL input levels 3005	ΔI _{CC}	For input under test $V_{IN} = V_{CC} - 2.1 V$ For all other inputs $V_{IN} = V_{CC}$ or GND		ALL	5.5 V	1,2,3		1.5	mA
uiescent supply current, output high 3005	¹ ссн	mOE = GND For all other inputs V _{IN} = V _{CC} or GND		ALL	5.5 V	1,2,3		500	μA
uiescent supply current, output low 3005	ICCL	MOE = GND For all other inputs VIN = V _{CC} or GND		ALL	5.5 V	1,2,3		500	μA
Quiescent supply current, output three-state 3005	^I ccz <u>5</u> /	mOE = V _{CC} For all other inputs V _{IN} = V _{CC} or GND		ALL	5.5 V	1,2,3		500	μΑ
Total supply current	^I сст1 <u>12</u> /	Outputs open, mOE = GND One bit toggling f = 10 MHz,	For switching inputs V _{IN} = V _{CC} or <u>GND</u>	ALL	5.5 V	4,5,6		1.5	mA
		50% duty cycle, For nonswitching inputs, V _{IN} = V _{CC} or 	For switching inputs V _{IN} = 3.4 V or GND			4,5,6		2.3	
See footnotes at er		ote. DARDIZED	s	IZE				5962	-92257
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		R	A	DEV	ISION LE		SHEET		

4

JUL 91

9004708 0002481 119 🛤

Test and	Symbol	Test conditions $-55^{\circ}C \leq T \leq +125^{\circ}$	C 2/	Device type	v _{cc}	Group A subgroups	Lim	its <u>3</u> /	Unit
MiL-STD-883 test method <u>1</u> /		4.5 V ≤ V _{CC} ≤ 5.5 unless otherwise spec	ified		 		Min	Max	
current	^I сст2 <u>4</u> / <u>12</u> /		or switching nputs /IN ^{= V} CC or GND	ALL	5.5 V 	4,5,6		4.5	mA
		For nonswitching For inputs, V _{IN} = V _{CC} or in	or switching nputs /IN = 3.4 V or GND			4,5,6		16.5	
Low level ground bounce noise	V018 7/ <u>13</u> /	V _{IH} = 3.0 V VIH = 0.0 V T _A = +25 °C See figure 4		ALL	5.0 V	4		+1250	m∨
Low level ground bounce noise	V0LY 7/0LY	See figure 4		ALL	5.0 V	4		-1450	mV
High level V _{CC} bounce noise	v 7/0招/	<u>考</u> /		ALL	5.0 V	4		+600	mV
High level V _{CC} bounce noise	v 7/0 <u>円3</u> /			 ALL 	5.0 V	4		-450	mV
Functional test	<u>14</u> /	$V_{IL} = 0.8 V$ $V_{IH} = 2.0 V$ Verify output V ₀ See 4.4.1d		ALL	4.5 V	7,8	L.	н 	
		$V_{IL} = 0.8 V$ $V_{IH} = 2.0 V$ Verify output V_{O} See 4.4.1d		ALL	5.5 V	7,8	L	H	
Propagation delay	t _{PHL}	$C_{L} = 50 \text{ pF minimum},$ $R_{L} = 500\Omega,$		01	4.5 V	9,10,11	1.5	7.0	ns
time, data to output, mAn to mYn	t _{PLH}	See figure 5		02	-	9,10,11	1.5	5.1	
3003	12/	I I I		03		9,10,11	1.5	4.6	<u>i</u>
Propagation delay time, output	t _{PZH}	$C_{L} = 50 \text{ pF minimum},$ $R_{L} = 500\Omega,$		01	4.5 V	9,10,11	1.5	8.5	ns
e <u>na</u> ble, mOE to mYn	t _{PZL}	See figure 5		02	-	9,10,11	1.5	6.5	.
3003		<u> </u>		03		9,10,11	1.5	6.5	
See footnote at en	d of tabl	e.							
	MILITAR	ARDIZED Y DRAWING		SIZE A				5962-	9225
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444					ISION LE		SHEET		

DESC FORM 193A JUL 91

■ 9004708 0002482 O55 ■

Test and Sym IL-SID-883 test	Symbol	Test conditions Symbol ~55°C ≤ T _C ≤ +125°C 2/ 4.5 V ≤ V _{CC} ≤ 5.5 V	2/ Device	۷ _{cc}	Group A subgroups	Lim	its <u>3</u> /	Unit
method <u>1</u> /		unless otherwise specified	t i			Min	Max	
opagation delay	t	C. = 50 pF minimum,	01	4.5 V	9,10,11	1.5	7.5	ns
time, output disable,	t _{PHZ} t _{PLZ}	C_ = 50 pF minimum, R_ = 500Ω, See figure 5	02		9,10,11	1.5	5.9	
mOE to mYn 3003	<u>15</u> /		03		9,10,11	1.5	5.7	1
utput skew 3003	t _{sk(o)} <u>16</u> /	C _L = 50 pF minimum R _L = 500Ω See figure 5	ALL	4.5 V	9,10,11		0.5	ns
<pre>the condition 2/ Each input/ou tests in table open, except tests, the cu 3/ For negative to GND and th relative to t limits specif 4/ This paramete 5/ Three-state c 6/ This test may This test is 7/ This test is 8/ Not more than 9/ For I_{OFF} tes 10/ I_{CCD} may be the I_{CCD} = I<u>CC</u> where I_{CCT}, device under</pre>	s listed tput, as I herein for all I irrent met and posit we directii the minimu- ied in ta er is guar putput cor / be perfc guarantee required n one outp ting, test verified H $T = \frac{1}{cc} = \frac{1}{f_{cP}/2} + f$	applicable, shall be tested at . Output terminals not design $_{CC}$ and ΔI_{CC} tests, the output er shall be placed in the circ ive voltage and current values on of current flow respectivel m and maximum limits, as appli- ble I at 4.5 V $\leq V_{CC} \leq 5.5$ V. ranteed, if not tested, to the aditions are required. ormed using $V_{IH} = 3.0$ V. When ad by the I _{IL} and I _{IH} test. only for group A testing; see but should be tested at a time. t each input and output. by the following equation:	the specified te ated shall be hig terminals shall b uit such that all , the sign design y; and the absolu cable, listed her limits specified V _{IH} = 3.0 V is us 4.4.1 herein. The duration of shall be the mea e I, herein. The	emperatu gh level be open. L curren hates th ute valu rein. A in tabl sed, the	re, for the logic, low When perf t flows thr e potential e of the ma ll devices e I. e test is gu	specific level lo orming th ough the differen gnitude, shall med aranteed	ed limits, ogic, or nese meter. not in ref not the s et or exce for V _{IH} = d one seco	to the ference ign, i ed the = 2.0 V
		DARDIZED RY DRAWING	SIZE A				5962-	-9225
DEFENSE		NICS SUPPLY CENTER						
	ELECTRO	ONICS SUPPLY CENTER OHIO 45444		REV	ISION LE	VEL	SHEET	10

1

11/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $v_{IN} = v_{CC} - 2.1 v$ (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.5 mA; and the preferred method and limits are guaranteed.

$$\frac{127}{I_{CCT}} = I_{CC} + D_{H}N_{T}\Delta I_{CC} + I_{CCD}(f_{CP}/2 + f_{i}N_{i})$$

where

I cc = Quiescent supply current (any I ccL or I ccH) $D_{\rm H}^{\rm Cc}$ = Duty cycle for TTL inputs at 3.4 V

- D_{H}^{LL} = Duty cycle for fill inputs at 3.4 V N_T = Number of TTL inputs at 3.4 V
- ΔI_{cC} = Quiescent supply current delta, TTL inputs at 3.4 V I_{cC} = Dynamic power supply current caused by an input transition pair (HLH or LHL)
- I_{CCD} = Dynamic power supply current caused by an input statistic frequency for registered devices (f_{CP} = 0 for nonregistered devices)
- $f_2 = Input frequency$ $N_i = Number of inputs at f_i$
- 13/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500 $_\Omega$ of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than .25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50 $_{\Omega}$ input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same level outputs not under test switching from V_{OH} to V_{DI} .

- 14/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H \ge 1.5 V, L < 1.5 V.
- <u>15</u>/ AC limits at V = 5.5 V are equal to the limits at V = 4.5 V and guaranteed by testing at V $_{CC}$ = 4.5 V. Minimum propagation delay time limits for V = 4.5 V and 5.5 V are guaranteed, if not tested, to the limits specified in table I, herein. For ac tests, all paths must be tested.
- This parameter is guaranteed, if not tested, to the limits specified in table I herein. The limits at V_{CC} are guaranteed and equal to the limits at $V_{CC} = 4.5 V$. t is the absolute value of the difference between the actual propagation delay for any two separate outputs of the same package switching in the same direction (low-<u>16/</u> to-high, high-to-low).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

DESC FORM 193A JUL 91

9004708 0002484 928 🔳

Dev	ice types		01,02,03			
Cas	e outline		X			
-	Terminal number	Terminal symbol	Terminal number	Terminal symbol		
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	10E 1Y1 1Y2 GND 1Y3 1Y4 V 2Y1 2Y2 GND 2Y3 2Y4 3Y1 3Y2 GND 3Y3 3Y4 V 4Y1 4Y2 GND 3Y3 3Y4 V 4Y1 4Y2 GND	25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	30E 4A4 4A3 GND 4A2 4A1 V _C C 3A4 3A3 GND 3A2 3A1 2A4 2A3 GND 2A2 2A1 V _C C 2A1 V _C C 1A4 2A3 GND 2A2 2A1 V _C C 1A4 1A3 GND 1A2 1A1		
	25 24	4 <u>14</u> 40E	47 48	20E		
	Pin desc Terminal symbol mAn (m = 1 to 4, n = 1 to 4)			•		
				ription		
mAn (m			Data inputs	<u> </u>		
mOE (n	= 1 to 4)		Output enabl	e control inpu	ts	
mYn (m	= 1 to 4, r	n = 1 to 4)	Outputs (non	inverting)		
	FIGU		nal connection	<u>s</u> .		
	 	Device types Inputs MOE MA L L H H H X High voltage Low voltage Don't care High impeda FIGURE 2.	Outputs n mYn L H Z e Level Level			
STANDARDIZE MILITARY DRAV DEFENSE ELECTRONICS S	VING UPPLY CEI	NTER	SIZE A			5962-92257
DAYTON, OHIO	45444			REVISION	LEVEL	SHEET 12

JUL 91

9004708 0002485 864 **1**



900470800024867TO 페



| 9004708 0002487 637 🔳





4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.3 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Ground and V_C bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLP}, v_{OHP}, and V_{OHY} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be the worst case determined by the manufacturer. The device manufacturer will submit to DESC-EC data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLP}, and V_{OHY} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DESC-EC of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DESC-EC data from testing on both fixtures that shall include all measured peak values for each device tested and detailed oscilloscope plots for each $V_{OLP'}$, $V_{OHP'}$, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

DESC FORM 193A JUL 91

9004708 0002490121 🔳

For V_{OHP} , V_{OHP} , v_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN} and C_{OUT} test all applicable pins on five devices with zero failures.

For C_{IN} and C_{OUT}, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device functional group and the test results for each device tested.

d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)		
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)		1	1	
Final electrical parameters (see 4.2)	1/ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1/ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	2/ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	
Group E end-point electrical parameters (see 4.4)	1, 4, 7, 9	1, 4, 7, 9	1, 4, 7, 9	

TABLE	11.	Electrical	test	requirements.

/ PDA applies to subgroups 1 and 4 (i.e., I_{CCT} only).

2/ PDA applies to subgroups 1, 4 and 7.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 91

🔳 9004708 000249l 068 🎟

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. lest condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

4.4.3 <u>Group D inspection</u>. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA Levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

DESC FORM 193A JUL 91

9004708 0002492 TT4 📰

6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331.

GND	Ground zero voltage potential.
I	Quiescent supply current.
	Input current low.
	Input current high.
T	Case temperature.
T	Ambient temperature.
V ^A	Positive supply voltage.
	Input terminal-to-GND capacitance.
v_{1C-}^{c}	Negative input clamp voltage.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML- 3 8534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-92257
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

DESC FORM 193A JUL 91

💻 9004708 0002493 930 🖿

42583