
- **Members of the Texas Instruments** Widebus+™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **UBT** ™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Released as DSCC SMD 5962-9557601NXD

- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch and Space-Saving 100-Pin Ceramic Quad Flat (HS) Package[†]

'ABTH32501 . . . PZ PACKAGE (TOP VIEW)



† The HS package is not production released.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SN54ABTH32501 . . . HS PACKAGE[†] (TOP VIEW)



† For HS package availability, please contact the factory or your local TI Field Sales Office.

description

These 36-bit UBTs combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA.

Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state. The output enables are complementary (OEAB is active high, and OEBA is active low).

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to OE of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH32501 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH32501 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†


| | OUTPUT | | | |
|------|--------|------------|---|--------------------------------------|
| OEAB | LEAB | CLKAB | Α | В |
| L | Х | Х | Χ | Z |
| Н | Н | Χ | L | L |
| Н | Н | Χ | Н | Н |
| Н | L | \uparrow | L | L |
| Н | L | \uparrow | Н | Н |
| н | L | Н | Χ | в ₀ ‡ в ₀ § |
| Н | L | L | Χ | в ₀ § |

[†] A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.


[‡]Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

logic diagram (positive logic)



To 17 Other Channels



Pin numbers shown are for the PZ package.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|------------------------------------|
| Input voltage range, V _I (except I/O ports) (see Note 1) | $-0.5\ V$ to 7 V |
| Voltage range applied to any output in the high or power-off state, VO | |
| Current into any output in the low state, IO: SN54ABTH32501 | 96 mA |
| SN74ABTH32501 | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | –18 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 2): PZ package | 50°C/W |
| Storage temperature range, T _{Stg} | -65° C to 150° C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

| | | | SN54ABTI | 132501 | SN74ABTI | 132501 | UNIT |
|---------------------|------------------------------------|-----------------|----------|--------|----------|--------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | 0.8 | V |
| VI | Input voltage | | 0 | Vcc | 0 | Vcc | V |
| loн | High-level output current | | | -24 | | -32 | mA |
| loL | Low-level output current | | | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABTH32501, SN74ABTH32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS229F - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | SN54 | 4ABTH32 | 2501 | SN74 | IABTH32 | 2501 | UNIT | |
|--------------------|---|---|---|------|---------|------|------|------------------|------|------|--|
| PA | RAWEIER | TEST CONDITIONS | | MIN | TYP† | MAX | MIN | TYP [†] | MAX | UNII | |
| VIK | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | | -1.2 | V | |
| | | $V_{CC} = 4.5 \text{ V},$ | $I_{OH} = -3 \text{ mA}$ | 2.5 | | | 2.5 | | | | |
| Voн | | $V_{CC} = 5 V$, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | | V | |
| VOH | | V _{CC} = 4.5 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | | | | V | |
| | | VCC = 4.5 V | $I_{OH} = -32 \text{ mA}$ | | | | 2 | | | | |
| VOL | | V _C C = 4.5 V | $I_{OL} = 48 \text{ mA}$ | | | 0.55 | | | 0.55 | V | |
| VOL | | VCC = 4.5 V | $I_{OL} = 64 \text{ mA}$ | | | | | | 0.55 | V | |
| V _{hys} | _ | | | | 100 | | | 100 | | mV | |
| | Control inputs | $V_{CC} = 0 \text{ to } 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | | | | ±1 | | |
| l _I | A or B ports | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_I = V_{CC}$ or GND | | | | | | ±20 | μΑ | |
| " | Control inputs | V _{CC} = 5.5 V, | V _I = V _{CC} or GND | | | ±5 | | | | μΑ | |
| | A or B ports | VCC = 3.5 V, | | | | ±50 | | | | | |
| I(hold) | v_{Old} A or B ports $v_{CC} = 4.5 \text{ V}$ | | V _I = 0.8 V | 100 | | | 100 | | | μΑ | |
| 'I(noid) | A of B ports | VCC = 4.5 V | V _I = 2 V | -100 | | | -100 | | | μΛ | |
| lozpu [‡] | ‡ | $V_{CC} = 0 \text{ to } 2.1 \text{ V, } V_O = 0.5$ OE or $\overline{OE} = X$ | V to 2.7 V, | | | ±50 | | | ±50 | μΑ | |
| lozpd [‡] | ‡ | $V_{CC} = 2.1 \text{ V to } 0, V_O = 0.5$ OE or $\overline{OE} = X$ | V to 2.7 V, | | | ±50 | | | ±50 | μΑ | |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 \text{ V}$ | T | | | | | ±100 | μΑ | |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | | 50 | μΑ | |
| IO§ | | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -180 | -50 | -100 | -180 | mA | |
| | | ., | Outputs high | | | 6 | | | 6 | | |
| Icc | | $V_{CC} = 5.5 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$ | Outputs low | | | 90 | | | 90 | mA | |
| | | VI = VCC or one | Outputs disabled | | | 6 | | | 6 | | |
| ΔICC¶ | | V_{CC} = 5.5 V, One input at 3 Other inputs at V_{CC} or GNE | | | | 1 | | | 1 | mA | |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | 3.5 | | | 3.5 | | pF | |
| Cio | A or B ports | V _O = 2.5 V or 0.5 V | | | 11.5 | | | 11.5 | | pF | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | | H32501 | SN74ABTI | UNIT | | |
|-----------------|-----------------|--------------------|-----|--------|----------|------|------|--|
| | | | MIN | MAX | MIN | MAX | UNIT | |
| fclock | Clock frequency | | 0 | 150 | 0 | 150 | MHz | |
| | Pulse duration | LE high | 3.5 | | 3.3 | | | |
| t _W | Pulse duration | CLK high or low | 3.5 | | 3.3 | | ns | |
| | Catus time | A or B before CLK↑ | 4.3 | | 3.5 | | ns | |
| t _{su} | Setup time | A or B before LE↓ | 2.5 | | 1.6 | | | |
| ^t h | Hold time | A or B after CLK↑ | 0.2 | | 0 | | no | |
| | noid time | A or B after LE↓ | 1.8 | | 1.6 | | ns | |



[‡] This parameter is specified by characterization.

 $[\]S$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABTH32501, SN74ABTH32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS229F - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | SN54ABTH32501 | | | SN74ABTH32501 | | | UNIT |
|------------------|----------------|-----------------|---------------|------|-----|---------------|------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP† | MAX | MIN | TYP† | MAX | UNIT |
| fmax | | | 150 | | | 150 | | | MHz |
| t _{PLH} | A or B | B or A | 0.5 | 2.9 | 5.2 | 1.3 | 2.9 | 4.8 | ns |
| t _{PHL} | AOIB | BOIA | 0.5 | 2.7 | 5.8 | 1.4 | 2.7 | 5.4 | 115 |
| t _{PLH} | LEAB or LEBA | A or B | 0.7 | 3.4 | 5.7 | 1.6 | 3.4 | 5.3 | ns |
| t _{PHL} | LEAD OF LEDA | AOIB | 0.7 | 3.6 | 5.9 | 1.9 | 3.6 | 5.5 | 115 |
| ^t PLH | CLKAB or CLKBA | or CLKBA A or B | 0.5 | 3.2 | 5.7 | 1.5 | 3.2 | 5.3 | ns |
| t _{PHL} | CLNAD OF CLNDA | AOIB | 0.7 | 3.3 | 5.8 | 1.7 | 3.3 | 5.4 | 110 |
| ^t PZH | OF A D OF DA | A or B | 0.5 | 3.2 | 6.2 | 1.2 | 3.2 | 5.6 | ns |
| t _{PZL} | OEAB or OEBA | AUID | 0.5 | 3.6 | 6.6 | 1.5 | 3.6 | 6 | 115 |
| t _{PHZ} | OEAB or OEBA | A or B | 0.7 | 3.6 | 7 | 1.8 | 3.6 | 5.9 | ns |
| t _{PLZ} | OEAD UI OEBA | AUID | 0.7 | 3.5 | 6.1 | 1.7 | 3.5 | 5.6 | 115 |

 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , t_{f} \leq 2.5 ns, t_{f} \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







i.com 18-Jul-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | ackage Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|--------|---------------|----------------------------|------------------|------------------------------|
| 5962-9557601NXD | OBSOLETE | LQFP | PZ | 100 | | TBD | Call TI | Call TI |
| SN74ABTH32501PZ | ACTIVE | LQFP | PZ | 100 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ABTH32501PZG4 | ACTIVE | LQFP | PZ | 100 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |
| | | | |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated