

# 74ABT2952

## Octal Registered Transceiver

### General Description

The 74ABT2952 is an octal registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and TRI-STATE<sup>®</sup> output enable signals are provided for each register. The output pins are guaranteed to source 32 mA (24 mA mil.) and to sink 64 mA (48 mA mil.).

### Features

- Separate clock, clock enable and TRI-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA


- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

| Commercial                 | Package Number | Package Description                               |
|----------------------------|----------------|---|
| 74ABT2952CSC (Note 1)      | M24B           | 24-Lead (0.300" Wide) Molded Small Outline, JEDEC |
| 74ABT2952CMSA (Note 1)     | MSA24          | 24-Lead Molded Shrink Small Outline, EIAJ Type II |
| 74ABT2952CMTC (Notes 1, 2) | MTC24          | 24-Lead Molded Thin Shrink Small Outline, JEDEC   |

**Note 1:** Devices also available in 13" reel. Use suffix = SCX, MSAX and MTCX.

**Note 2:** Contact factory for package availability.

### Connection Diagram



TL/F/10969-3

### Pin Descriptions

| Pin Names                      | Description                                    |
|--------------------------------|--|
| A <sub>0</sub> -A <sub>7</sub> | A-Register Inputs/B-Register TRI-STATE Outputs |
| B <sub>0</sub> -B <sub>7</sub> | B-Register Inputs/A-Register TRI-STATE Outputs |
| $\overline{OE}A$               | Output Enable A-Register                       |
| CPA                            | A-Register Clock                               |
| $\overline{CE}A$               | A-Register Clock Enable                        |
| $\overline{OE}B$               | Output Enable B-Register                       |
| CPB                            | B-Register Clock                               |
| $\overline{CE}B$               | B-Register Clock Enable                        |

TRI-STATE<sup>®</sup> is a registered trademark of National Semiconductor Corporation.

## Pin Descriptions (Continued)

### Output Control


| $\overline{OE}$ | Internal Q | Output   | Function        |
|-----------------|------------|----------|-----------------|
|                 |            | 'ABT2952 |                 |
| H               | X          | Z        | Disable Outputs |
| L               | L          | L        | Enable Outputs  |
| L               | H          | H        |                 |

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = HIGH Impedance  
 / = LOW-to-HIGH Transition  
 NC = No Change

### Register Function Table (Applies to A or B Register)

| Inputs |    |                 | Internal Q | Function  |
|--------|----|-----------------|------------|-----------|
| D      | CP | $\overline{CE}$ |            |           |
| X      | X  | H               | NC         | Hold Data |
| L      | /  | L               | L          | Load Data |
| H      | /  | L               | H          |           |

## Block Diagram



TL/F/10969-5

## Absolute Maximum Ratings (Note 1)

|   |  |
|---|--|
| Storage Temperature   | -65°C to +150°C                            |
| Ambient Temperature under Bias  | -55°C to +125°C                            |
| Junction Temperature under Bias   |  |
| Plastic   | -55°C to +150°C                            |
| V <sub>CC</sub> Pin Potential to Ground Pin                                       | -0.5V to +7.0V                             |
| Input Voltage (Note 2)  | -0.5V to +7.0V                             |
| Input Current (Note 2)  | -30 mA to +5.0 mA                          |
| Voltage Applied to Any Output in the Disable or Power-Off State in the HIGH State | -0.5V to +5.5V<br>-0.5V to V <sub>CC</sub> |

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

|  |                                      |
|--|--------------------------------------|
| Current Applied to Output in LOW State (Max) | twice the rated I <sub>OL</sub> (mA) |
| DC Latchup Source Current                    | -500 mA                              |
| Over Voltage Latchup (I/O)                   | 10V                                  |

## Recommended Operating Conditions

|                              |            |                |
|------------------------------|------------|----------------|
| Free Air Ambient Temperature | Commercial | -40°C to +85°C |
| Supply Voltage               | Commercial | +4.5V to +5.5V |
| Minimum Input Edge Rate      |            | (ΔV/Δt)        |
| Data Input                   |            | 50 mV/ns       |
| Enable Input                 |            | 20 mV/ns       |
| Clock Input                  |            | 100 mV/ns      |

## DC Electrical Characteristics

| Symbol                             | Parameter                               | ABT2952        |            |      | Units  | V <sub>CC</sub> | Conditions  |
|------------------------------------|---|----------------|------------|------|--------|-----------------|---|
|                                    |   | Min            | Typ        | Max  |        |                 |   |
| V <sub>IH</sub>                    | Input HIGH Voltage                      | 2.0            |            |      | V      |                 | Recognized HIGH Signal  |
| V <sub>IL</sub>                    | Input LOW Voltage                       |                |            | 0.8  | V      |                 | Recognized LOW Signal   |
| V <sub>CD</sub>                    | Input Clamp Diode Voltage               |                |            | -1.2 | V      | Min             | I <sub>IN</sub> = -18 mA (Non-I/O Pins)   |
| V <sub>OH</sub>                    | Output HIGH Voltage                     | 74ABT<br>74ABT | 2.5<br>2.0 |      |        |                 | I <sub>OH</sub> = -3 mA (A <sub>n</sub> , B <sub>n</sub> )<br>I <sub>OH</sub> = -32 mA (A <sub>n</sub> , B <sub>n</sub> ) |
| V <sub>OL</sub>                    | Output LOW Voltage                      | 74ABT          |            | 0.55 | V      | Min             | I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )  |
| V <sub>ID</sub>                    | Input Leakage Test                      |                | 4.75       |      | V      | 0.0             | I <sub>ID</sub> = 1.9 μA (Non-I/O Pins)<br>All Other Pins Grounded  |
| I <sub>IH</sub>                    | Input HIGH Current                      |                |            | 5    | μA     | Max             | V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 2)<br>V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)                        |
| I <sub>BVI</sub>                   | Input HIGH Current Breakdown Test       |                |            | 7    | μA     | Max             | V <sub>IN</sub> = 7.0V (Non-I/O Pins)   |
| I <sub>BVIT</sub>                  | Input HIGH Current Breakdown Test (I/O) |                |            | 100  | μA     | Max             | V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )   |
| I <sub>IL</sub>                    | Input LOW Current                       |                |            | -5   | μA     | Max             | V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 2)<br>V <sub>IN</sub> = 0.0V (Non-I/O Pins)                                   |
| I <sub>IH</sub> + I <sub>OZH</sub> | Output Leakage Current                  |                |            | 50   | μA     | 0V-5.5V         | V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> );<br>OEA or OEB = 2.0V  |
| I <sub>IL</sub> + I <sub>OZL</sub> | Output Leakage Current                  |                |            | -50  | μA     | 0V-5.5V         | V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> );<br>OEA or OEB = 2.0V  |
| I <sub>OS</sub>                    | Output Short-Circuit Current            |                | -100       | -275 | mA     | Max             | V <sub>OUT</sub> = 0V (A <sub>n</sub> , B <sub>n</sub> )  |
| I <sub>CEx</sub>                   | Output HIGH Leakage Current             |                |            | 50   | μA     | Max             | V <sub>OUT</sub> = V <sub>CC</sub> (A <sub>n</sub> , B <sub>n</sub> )   |
| I <sub>ZZ</sub>                    | Bus Drainage Test                       |                |            | 100  | μA     | 0.0V            | V <sub>OUT</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> );<br>All Others GND   |
| I <sub>CCH</sub>                   | Power Supply Current                    |                |            | 250  | μA     | Max             | All Outputs HIGH  |
| I <sub>CCL</sub>                   | Power Supply Current                    |                |            | 30   | mA     | Max             | All Outputs LOW   |
| I <sub>CCZ</sub>                   | Power Supply Current                    |                |            | 50   | μA     | Max             | Outputs TRI-STATE;<br>All Others GND  |
| I <sub>CCT</sub>                   | Additional I <sub>CC</sub> /Input       |                |            | 2.5  | mA     | Max             | V <sub>I</sub> = V <sub>CC</sub> - 2.1V; All Others at V <sub>CC</sub> or GND   |
| I <sub>CCD</sub>                   | Dynamic I <sub>CC</sub> (Note 2)        | No Load        |            | 0.18 | mA/MHz | Max             | Outputs Open<br>OEA or OEB = GND,<br>Non-I/O = GND or V <sub>CC</sub><br>One Bit toggling, 50% duty cycle (Note 1)        |

**Note 1:** For 8-bit toggling, I<sub>CCD</sub> < 1.4 mA/MHz.

**Note 2:** Guaranteed, but not tested.

## DC Electrical Characteristics (SOIC package) (Continued)

| Symbol           | Parameter                                    | Min  | Typ  | Max | Units | V <sub>CC</sub> | Conditions<br>C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω |
|------------------|--|------|------|-----|-------|-----------------|---|
| V <sub>OLP</sub> | Quiet Output Maximum Dynamic V <sub>OL</sub> |      | 0.6  | 0.8 | V     | 5.0             | T <sub>A</sub> = 25°C (Note 1)                              |
| V <sub>OLV</sub> | Quiet Output Minimum Dynamic V <sub>OL</sub> | -1.2 | -1.0 |     | V     | 5.0             | T <sub>A</sub> = 25°C (Note 1)                              |
| V <sub>OHV</sub> | Minimum High Level Dynamic Output Voltage    | 2.5  | 3.0  |     | V     | 5.0             | T <sub>A</sub> = 25°C (Note 3)                              |
| V <sub>IHD</sub> | Minimum High Level Dynamic Input Voltage     | 2.0  | 1.7  |     | V     | 5.0             | T <sub>A</sub> = 25°C (Note 2)                              |
| V <sub>ILD</sub> | Maximum Low Level Dynamic Input Voltage      |      | 1.2  | 0.8 | V     | 5.0             | T <sub>A</sub> = 25°C (Note 2)                              |

**Note 1:** Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.

**Note 2:** Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). Guaranteed, but not tested.

**Note 3:** Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

## AC Electrical Characteristics

| Symbol                               | Parameter  | 74ABT   |     |     | 74ABT   |     | Units |
|--------------------------------------|--|---|-----|-----|---|-----|-------|
|                                      |  | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50 pF |     |     | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V to 5.5V<br>C <sub>L</sub> = 50 pF |     |       |
|                                      |  | Min   | Typ | Max | Min   | Max |       |
| f <sub>max</sub>                     | Max Clock Frequency  | 200   |     |     | 200   |     | MHz   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>CPA or CPB to<br>A <sub>n</sub> or B <sub>n</sub>                           | 1.5   | 3.4 | 5.3 | 1.5   | 5.3 | ns    |
|                                      |  | 1.5   | 3.6 | 5.3 | 1.5   | 5.3 |       |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output Enable Time<br>OE <sub>A</sub> or OE <sub>B</sub> to<br>A <sub>n</sub> or B <sub>n</sub>  | 1.5   | 3.2 | 5.5 | 1.5   | 5.5 | ns    |
|                                      |  | 1.5   | 3.5 | 5.5 | 1.5   | 5.5 |       |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output Disable Time<br>OE <sub>A</sub> or OE <sub>B</sub> to<br>A <sub>n</sub> or B <sub>n</sub> | 1.5   | 3.6 | 6.0 | 1.5   | 6.0 | ns    |
|                                      |  | 1.5   | 3.2 | 6.0 | 1.5   | 6.0 |       |

## AC Operating Requirements

| Symbol                                   | Parameter  | 74ABT   |     | 74ABT   |     | Units |
|--|--|---|-----|---|-----|-------|
|  |  | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50 pF |     | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V to 5.5V<br>C <sub>L</sub> = 50 pF |     |       |
|  |  | Min   | Max | Min   | Max |       |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH<br>or LOW A <sub>n</sub> or B <sub>n</sub><br>to CPA or CPB   | 2.5   |     | 2.5   |     | ns    |
|  |  | 2.5   |     | 2.5   |     |       |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH<br>or LOW A <sub>n</sub> or B <sub>n</sub><br>to CPA or CPB    | 1.5   |     | 1.5   |     | ns    |
|  |  | 1.5   |     | 1.5   |     |       |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH<br>or LOW CE <sub>A</sub> or CE <sub>B</sub><br>to CPA or CPB | 2.5   |     | 2.5   |     | ns    |
|  |  | 2.5   |     | 2.5   |     |       |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH<br>or LOW CE <sub>A</sub> or CE <sub>B</sub><br>to CPA or CPB  | 1.5   |     | 1.5   |     | ns    |
|  |  | 1.5   |     | 1.5   |     |       |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Pulse Width,<br>HIGH or LOW<br>CPA or CPB                                      | 3.0   |     | 3.0   |     | ns    |
|  |  | 3.0   |     | 3.0   |     |       |

## Extended AC Electrical Characteristics

| Symbol           | Parameter  | 74ABT  |     | 74ABT  |     | 74ABT   |      | Units |
|------------------|--|--|-----|--|-----|---|------|-------|
|                  |  | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V to 5.5V<br>C <sub>L</sub> = 50 pF<br>8 Outputs Switching<br>(Note 4) |     | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V to 5.5V<br>C <sub>L</sub> = 250 pF<br>(Note 5) |     | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V to 5.5V<br>C <sub>L</sub> = 250 pF<br>8 Outputs Switching<br>(Note 6) |      |       |
|                  |  | Min  | Max | Min  | Max | Min   | Max  |       |
| t <sub>PLH</sub> | Propagation Delay  | 1.5  | 6.0 | 2.0  | 8.0 | 2.5   | 10.5 | ns    |
| t <sub>PHL</sub> | CPA or CPB to A <sub>n</sub> or B <sub>n</sub>                           | 1.5  | 6.0 | 2.0  | 8.0 | 2.5   | 10.5 |       |
| t <sub>PZH</sub> | Output Enable Time   | 1.5  | 6.0 | 2.0  | 8.0 | 2.5   | 11.5 | ns    |
| t <sub>PZL</sub> | $\overline{OE}A$ or $\overline{OE}B$ to A <sub>n</sub> or B <sub>n</sub> | 1.5  | 6.0 | 2.0  | 8.0 | 2.5   | 11.5 |       |
| t <sub>PHZ</sub> | Output Disable Time  | 1.5  | 6.0 | (Note 7)   |     | (Note 7)  |      | ns    |
| t <sub>PZL</sub> | $\overline{OE}A$ or $\overline{OE}B$ to A <sub>n</sub> or B <sub>n</sub> | 1.5  | 6.0 | (Note 7)   |     | (Note 7)  |      |       |

**Note 4:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

**Note 5:** This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

**Note 6:** This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

**Note 7:** The TRI-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

## Skew

| Symbol                        | Parameter                                  | 74ABT   |  | 74ABT  |  | Units |
|-------------------------------|--|---|--|--|--|-------|
|                               |  | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V-5.5V<br>C <sub>L</sub> = 50 pF<br>8 Outputs Switching<br>(Note 3) |  | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 4.5V-5.5V<br>C <sub>L</sub> = 250 pF<br>8 Outputs Switching<br>(Note 4) |  |       |
|                               |  | Max   |  | Max  |  |       |
| t <sub>OSSL</sub><br>(Note 1) | Pin to Pin Skew<br>HL Transitions          | 1.0   |  | 1.5  |  | ns    |
| t <sub>OSLH</sub><br>(Note 1) | Pin to Pin Skew<br>LH Transitions          | 1.0   |  | 2.0  |  | ns    |
| t <sub>PS</sub><br>(Note 5)   | Duty Cycle<br>LH-HL Skew                   | 2.0   |  | 4.5  |  | ns    |
| t <sub>OST</sub><br>(Note 1)  | Pin to Pin Skew<br>LH/HL Transitions       | 2.1   |  | 4.5  |  | ns    |
| t <sub>PV</sub><br>(Note 2)   | Device to Device Skew<br>LH/HL Transitions | 2.5   |  | 5.0  |  | ns    |

**Note 1:** Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t<sub>OSSL</sub>), LOW to HIGH (t<sub>OSLH</sub>), or any combination switching LOW to HIGH and/or HIGH to LOW (t<sub>OST</sub>). This specification is guaranteed but not tested.

**Note 2:** Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.

**Note 3:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).







**Note 4:** This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

**Note 5:** This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.







# Capacitance

| Symbol             | Parameter          | Typ | Units | Conditions<br>$T_A = 25^\circ\text{C}$ |
|--------------------|--------------------|-----|-------|--|
| $C_{IN}$           | Input Capacitance  | 5   | pF    | $V_{CC} = 0\text{V}$ (Non I/O Pins)    |
| $C_{I/O}$ (Note 1) | Output Capacitance | 11  | pF    | $V_{CC} = 5.0\text{V}$ ( $A_n, B_n$ )  |

Note 1:  $C_{I/O}$  is measured at frequency  $f = 1\text{ MHz}$ , per MIL-STD-883B, Method 3012.




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.

**tpZL vs Temperature (TA)**  
**CL = 50 pF, 8 Outputs Switching**




TL/F/10969-26

**tpLZ vs Temperature (TA)**  
**CL = 50 pF, 8 Outputs Switching**




TL/F/10969-27

**tpZL vs Load Capacitance**  
**8 Outputs Switching, TA = 25°C**




TL/F/10969-28

**tpZH vs Load Capacitance**  
**8 Outputs Switching, TA = 25°C**



TL/F/10969-29

**tpLH vs Number Output Switching**  
**VCC = 5.0V, TA = 25°C, CL = 50 pF**




TL/F/10969-30

Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.




## AC Loading



TL/F/10969-6

\*Includes jig and probe capacitance

**FIGURE 1. Standard AC Test Load**




TL/F/10969-8

**FIGURE 2a. Test Input Signal Levels**


| Amplitude | Rep. Rate | $t_w$  | $t_r$  | $t_f$  |
|-----------|-----------|--------|--------|--------|
| 3.0V      | 1 MHz     | 500 ns | 2.5 ns | 2.5 ns |

**FIGURE 2b. Input Signal Requirements**




TL/F/10969-10

**FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions**




TL/F/10969-7

**FIGURE 4. Propagation Delay, Pulse Width Waveforms**



TL/F/10969-9

**FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Times**




TL/F/10969-11


**FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms**

## Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




TL/F/10969-31



**Physical Dimensions** inches (millimeters)




**24-Lead (0.300" Wide) Molded Small Outline, JEDEC (M)  
NS Package Number M24B**




**24-Lead Plastic EIAJ SSOP, Type II (MSA)  
NS Package Number MSA24**

**Physical Dimensions** inches (millimeters) (Continued)




**24-Lead Small Outline Integrated Circuit (S)  
NS Package Number M24B**



**24-Lead Plastic Slim (0.300" Wide) Dual-In-Line Package (SP)  
NS Package Number N24C**

**Physical Dimensions** millimeters (Continued)



**24-Lead Molded Thin Shrink Small Outline Package, JEDEC  
NS Package Number MTC24**

MTC24 (REV B)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.