


**54ACT11245, 74ACT11245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCAS031B - D2957, JULY 1987 - REVISED APRIL 1993

- 3-State Outputs Drive Bus Lines Directly
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Plastic Thin Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11245 . . . JT PACKAGE
74ACT11245 . . . DB, DW, NT, OR PW PACKAGE
(TOP VIEW)



description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The enable input (G) can be used to disabled the device so that the buses are effectively isolated.

The 54ACT11245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11245 is characterized for operation from -40°C to 85°C.

54ACT11245 . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection

FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OUTPUT
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-307


54ACT11245, 74ACT11245

OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS


SCAS031B - D2957, JULY 1987 - REVISED APRIL 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

54ACT11245, 74ACT11245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS031B - D2957, JULY 1987 - REVISED APRIL 1993

recommended operating conditions

		54ACT11245		74ACT11245		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24	mA
I _{OL}	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11245	74ACT11245	UNIT
			MIN	TYP	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	I _{OH} = -24 mA	4.5 V	3.94			3.7	3.8	
		5.5 V	4.94			4.7	4.8	
	I _{OH} = -50 mA†	5.5 V				3.85		
	I _{OH} = -75 mA†	5.5 V					3.85	
	I _{OL} = 50 μA	4.5 V		0.1		0.1	0.1	V
		5.5 V		0.1		0.1	0.1	
V _{OL}	I _{OL} = 24 mA	4.5 V		0.36		0.5	0.44	
		5.5 V		0.36		0.5	0.44	
	I _{OL} = 50 mA†	5.5 V				1.65		
		5.5 V					1.65	
	I _{OL} = 75 mA†	5.5 V						
I _{OZ}	A or B ports‡	V _O = V _{CC} or GND	5.5 V		± 0.5	± 10	± 5	μA
I _I	̄G or DIR	V _I = V _{CC} or GND	5.5 V		± 0.1	± 1	± 1	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8		160	80	μA
ΔI _{CC} §	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.9		1	1	mA
C _i	V _I = V _{CC} or GND	5 V		4				pF
C _o	V _O = V _{CC} or GND	5 V		12				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

**54ACT11245, 74ACT11245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCAS031B - D2957, JULY 1987 - REVISED APRIL 1993


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54ACT11245		74ACT11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	6.2	9.2	1.5	10.6	1.5	10	ns
t _{PHL}			1.5	5.4	8.6	1.5	9.6	1.5	9.1	
t _{PZH}	\overline{G}	A or B	1.5	8.1	12	1.5	14.1	1.5	13.2	ns
t _{PZL}			1.5	8.2	11.7	1.5	13.7	1.5	12.9	
t _{PHZ}	\overline{G}	A or B	1.5	9.3	11.8	1.5	13.6	1.5	12.9	ns
t _{PZL}			1.5	9.8	12.9	1.5	14.6	1.5	13.9	

operating characteristics, V_{CC} = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS		TYP	UNIT
	C _{pd} Power dissipation capacitance per transceiver	Outputs enabled		
C _{pd}	Outputs disabled	C _L = 50 pF, f = 1 MHz	66	pF
			19	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms