


Data sheet acquired from Harris Semiconductor SCHS282



CD54/74AC/ACT109 FUNCTIONAL DIAGRAM

Dual "J-K" Flip-Flop with Set and Reset

CD54/74AC/ACT109 - Positive-Edge-Triggered (J, K) CD54/74AC/ACT112 - Negative-Edge-Triggered (J, K)

Type Features:

- Buffered inputs
- Typical propagation delay:
- 4.8 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA CD54/74AC109 and CD54/74AC112 and the CD54/74ACT109 and CD54/74ACT112 dual "J-K" flip-flops with set and reset use the RCA ADVANCED CMOS technology. These flip-flops have independent J, K (or K), Set, Reset, and Clock inputs and Q and Q outputs. The CD54/74AC/ACT112 changes state on the negative-going transition of the clock pulse. The CD54/74AC/ACT109 changes state on the positive-going transition of the clock. Set and Reset are accomplished asynchronously by low-level inputs.

The CD74AC/ACT109 and CD74AC/ACT112 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT109 and CD54AC/ACT112, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

CD54/74AC/ACT109 TRUTH TABLE

		OUT	PUTS			
Š	R	CP	J	ĸ	a	ā
L	Н	Х	Х	х	Н	L
н	L	X	X	Х	L	н
L	L	X	X	Х	H*	н.
Н	н	_/_	L	L	L	н
Н	Н	_/_	Н	L	TOGGLE	
Н	н		L	Н	NO CH	IANGE
Н	н		н	н	н	L
н	Н	L	X	X	NO CH	IANGE

^{*}Unpredictable and unstable condition if both \overline{S} and \overline{R} go high simultaneously.

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.

15 4 1 J 3 1 K 2 1 FF1 6 10 1 R 15 2 S 10 2 J 11 2 K 12 2 CP 13 2 R 14 GND *8 V_{CC} *16 92CS *40341

CD54/74AC/ACT112 FUNCTIONAL DIAGRAM

MAXIMUM RATINGS, Absolute-Maximum Values:

CD54/74AC/ACT112 TRUTH TABLE

		OUTPUTS					
S	R	ĈP	j	К	Q	ā	
L	н	X	X	x	н	L	
} н	Ļ,	⁹ X	X	x	L	Н	
L	Ĺ	Χ .	X	X	H.	H.	
н	н	7_	L	L	NO CHANGE		
Н	` н	7_	н	L	Н	L	
Н	Н		L	н	L	н	
Н	н		н	н	TOGGLE		
Н	Н	н	×	X	NO CHANGE		

*Output states unpredictable if \overline{S} and \overline{R} go High simultaneously after both being Low at the same time.

H = High steady state

L = Low steady state

X = Irrelevant

__ = High-to-Low transition

= Low-to-High transition

DC SUPPLY-VOLTAGE (Vcc)	
DC INPUT DIODE CURRENT. lik (for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{cc} + 0.5 \text{ V}$)	±20 mA
DC OUTPUT DIODE CURRENT, l_{ok} (for $V_o < -0.5 \text{ V}$ or $V_o > V_{cc} + 0.5 \text{ V}$)	±50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_0 (for $V_0 > -0.5$ V or V_0	$_{\rm o}$ $<$ $\rm V_{cc}$ \pm 0.5 V) \pm 50 mA
DC V _{CC} or GROUND CURRENT (I _{CC} or I _{GND})	±100 mA*
POWER DISSIPATION PER PACKAGE (PD):	500 144
For T _A = -55 to +100°C (PACKAGE TYPE E)	500 mw
For T _A = +100 to +125°C (PACKAGE TYPE E)	. Derate Linearly at 8 mW/°C to 300 mW
For $T_A = -55$ to $+70$ °C (PACKAGE TYPE M)	
For $T_A = +70$ to $+125$ °C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A)	55 to +125°C
STORAGE TEMPERATURE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	LI	MITS	UNITS
CHARACTERISTICS	MIN.	MAX.	
Supply-Voltage Range, V _{cc} *: (For T _A = Full Package-Temperature Range)			
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	V
DC Input or Output Voltage, V ₁ , V ₀	0	Vcc	V
Operating Temperature, T _A	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv	_		
at 1.5 V to 3 V (AC Types)	0	50	ns/V
at 3.6 V to 5.5 V (AC Types)	0	20	ns/V
at 4.5 V to 5.5 V (ACT Types)	. 0	10	ns/V

^{*}Unless otherwise specified, all voltages are referenced to ground

^{*}For up to 4 outputs per device; add \pm 25 mA for each additional output.


STATIC ELECTRICAL CHARACTERISTICS: AC Series

					AMBIENT TEMPERATURE (TA) - °C						
CHARACTERIST	ics	TEST CO	NDITIONS	V _{cc}	+	+25		o +85	-55 to +125		UNITS
		(V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MIN. MAX.	MIN.	MAX.	1
High-Level Input Voltage	V _{IH}			1.5 3 5.5	1.2 2.1 3.85		1.2 2.1 3.85		1.2 2.1 3.85		V
Low-Level Input Voltage	VIL			1.5 3 5.5		0.3 0.9 1.65	=	0.3 0.9 1.65		0.3 0.9 1.65	٧
High-Level Output			-0.05	1.5	1.4	_	1.4	_	1.4	<u> </u>	
Voltage	V _{OH}	VIH	-0.05	3	2.9	_	2.9	_	2.9		1
		or .	-0.05	4.5	4.4	_	4.4	_	4.4	_	1
	VIL	-4	3	2.58	_	2.48		2.4	_	1 v	
		-	-24	4.5	3.94	_	3.8	_	3.7		1
		#, * {	-75	5.5	_		3.85	-	_	_	1
		" , " }	-50	5.5	_	_	_		3.85	_]
Low-Level Output			0.05	1.5	_	0.1	_	0.1	_	0.1	
Voltage	Vol	· V _{IH}	0.05	3	_	0.1	_	0.1	_	0.1	
		or	0.05	4.5	_	0.1	_	0.1	_	0.1	
		VIL	12	3		0.36		0.44	_	0.5	V
			24	4.5	_	0.36	_	0.44		0.5	
		#, * {	75	5.5		_		1.65	_		
		<u>"')</u>	50	5.5		_	_	_		1.65	
Input Leakage Current	l _i	V _{cc} or GND		5.5	_	±0.1		±1	_	±1	μΑ
Quiescent Supply Current, FF	Icc	V _{cc} or GND	0	5.5		4	_	40		80	μΑ


[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

TERMINAL ASSIGNMENT DIAGRAMS



CD54/74AC/ACT109



CD54/74AC/ACT112

CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112 STATIC ELECTRICAL CHARACTERISTICS: ACT Series

					AMBIENT TEMPERATURE (TA) - °C						
CHARACTERISTICS		TEST CONDITIONS		Vcc	+:	+25		-40 to +85		-55 to +125	
	,	V ₁ (V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	_	2		2	_	v
Low-Level Input Voltage	ViL			4.5 to 5.5		0.8	_	0.8	_	0.8	v
High-Level Output		ViH	-0.05	4.5	4.4	_	4.4	_	4.4		
Voltage V _{он}	or V _{IL}	-24	4.5	3.94	_	3.8	<u> </u>	3.7] .	
		#, * {	-75	5.5	_		3.85	T –	_) v
		" , " }	-50	5.5			<u> </u>		3.85		
Low-Level Output		V _{IH}	0.05	4.5	_	0.10		0.10	_	0.10	ļ
Voltage	Vol	or V _{IL}	24	4.5	_	0.36	_	0.44		0.50	V
		(75	5.5	_			1.65			
		#, * {	50	5.5		_				1.65]
Input Leakage Current	1,	V _{cc} or GND		5.5	_	±0.1	_	±1	<u> </u>	±1	μΑ
Quiescent Supply Current, FF	lcc	V _{cc} or GND	0	5.5		4		40		80	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔΙσο	V _{cc} -2.1		4.5 to 5.5		2.4		2.8		3	mA

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize

ACT INPUT LOADING TABLE

INPUT	UNIT LOADS*					
INFO	109	112				
J, CP, CP	1	1				
K	-	0.53				
\overline{K}	0.53	_				
Ī, Ā	0.58	0.58				

^{*}Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

CD54/74AC109, CD54/74AC112 CD54/74ACT109, CD54/74ACT112

PREREQUISITE FOR SWITCHING: AC Series

	* *		AMBI	ENT TEMPE	RATURE (1	「₄) - °C	
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 t	o +85	-55 to	+125	UNITS
			MIN.	MAX.	MIN.	MAX.	7
Maximum CP, (CP) Frequency 109	f _{max}	1.5 3.3* 5†	9 81 114		8 71 100	=	MHz
112	f _{max}	1.5 3.3 5	9 81 114		8 71 100	_	MHz
CP, (CP) Pulse Width	tw	1.5 3.3 5	55 6 4.4		63 7 5	=	ns
R, S Pulse Width	tw	1.5 3.3 5	49 5.5 3.9		56 6.3 4.5	_ _ _	ns
Setup Time J, K to CP 109	tsu	1.5 3.3 5	61 6.8 4.8		69 7.7 5.5		ns
J, K to ĈP 112	tsu	1.5 3.3 5	44 4.9 3.5	_ _ _	50 5.6 4		ns
Hold Time J, K to CP 109	tн	1.5 3.3 5	0 0 0		0 0 0		ns
J, K to CP 112	tн	1.5 3.3 5	0 0 0	<u>-</u>	0 0 0		ns
Removal Time R, S to CP, (CP)	^t REM	1.5 3.1 5	27 3.1 2.2		31 3.5 2.5	 	ns

*3.3 V: min. is @ 3 V †5 V: min is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; $t_{\rm r},\,t_{\rm f}$ = 3 ns, $C_{\rm L}$ = 50 pF

	SYMBOL	V _{cc} (V)	AMBI	(A) - °C	UNITS		
CHARACTERISTICS			-40 to +85			-55 to +125	
			MIN.	MAX.	MIN.	MAX.	1
Propagation Delays: CP, (CP) to Q, Q	tech tehc	1.5 3.3* 5†	3.7 2.7	117 13.1 9.4	3.6 2.6	129 14.4 10.3	ns
S, R to Q, Q	t _{PLH} t _{PHL}	1.5 3.3 5	 4.4 3.2	139 15.5 11.1	- 4.3 · 3.1	153 17.1 12.2	ns
Power Dissipation Capacitance	C _{PD} §	_	56	Тур.	56	Тур.	pF
Input Capacitance	Cı	_		10	_	10	pF

*3.3 V: min. is @ 3.6 V max. is @ 3 V

§C_{PD} is used to determine the dynamic power consumption, per flip-flop.

 $P_D = C_{PD}V_{CC}^2 f_i + \Sigma (C_LV_{CC}^2 f_o)$ where $f_i = input$ frequency

† 5 V: min. is @ 5.5 V max. is @ 4.5 V

f_o = output frequency C_L = output load capacitance

 $V_{CC} =$ supply voltage.

PREREQUISITE FOR SWITCHING: ACT Series

		V _{cc} (V)	AMBI	۸) - °C			
CHARACTERISTICS	SYMBOL		-40 t	-40 to +85		-55 to +125	
*			MIN.	MAX.	MIN.	MAX.	<u> </u>
Maximum CP, (CP) Frequency 109	f _{max}	5*	114	_	100	_	MHz
112			114	_	100	_	
CP, (CP) Pulse Width	tw	5	4.4	<u> </u>	5	_	ns.
R, S Pulse Width	tw	5	4.8	_	5.5	_	ns
Setup Time J, K to CP (109)	tsu	5	4.8	· <u> </u>	5.5		ns
J, K to CP (112)			3.5	_	4		
Hold Time J, K to CP (109)	tн	5	0	_	0	_	ns
J, K to CP (112)			1	_	1		
Removal Time R, S to CP, (CP)	t _{REM}	5	2.2		2.5	_	ns

^{*5} V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, C, = 50 pF


	SYMBOL	V _{cc} (V)	AMBI				
CHARACTERISTICS			-40 to +85		-55 to +125		UNITS
			MIN.	MAX.	MIN.	MAX.	
Propagation Delays_ CP, (CP) to Q, Q	t _{PLH} t _{PHL}	5*	2.7	9.4	2.6	10.3	ns
S, R, to Q, Q	t _{PLH}	5	3.2	11.1	3.1	12.2	ns
Power Dissipation Capacitance	C _{PD} §		56	Тур.	56	Тур.	pF
Input Capacitance	Cı	_	_	10	_	10	pF


*5 V: min. is @ 5.5 V max. is @ 4.5 V §C_{PD} is used to determine the dynamic power consumption, per flip-flop. $P_{\text{D}} = C_{\text{PD}} {V_{\text{CC}}}^2 \, f_i + \Sigma \, \left(C_{\text{L}} {V_{\text{CC}}}^2 \, f_o \right) + V_{\text{CC}} \, \Delta I_{\text{CC}} \, \, \text{where} \\ f_i = \text{input frequency}$

 $f_o = output$ frequency $C_L = output$ load capacitance

 V_{CC} = supply voltage.


CD54/74AC/ACT109 Waveforms






Clock to output delays and clock pulse width.


Reset or Set prerequisite and propagation delays.




Data setup and hold times.

CD54/74/AC/ACT112 Waveforms








*FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 kΩ

9265 42189

Test circuit.



Propagation delay times, and setup and hold times.

	CD54/74AC	CD54/74ACT	
Input Level	Vcc	3 V	
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V	
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}	

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated