74ACT11377 OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS129 – D3450, MARCH 1990 – REVISED APRIL 1993

| Inputs Are TTL-Voltage Compatible Contains Eight D-Type Flip-Flops | DB, DW OR NT PACKAGE (TOP VIEW) | | |
|--|--|--|--|
| Clock Enable Latched to Avoid False Clocking | 1Q[1 24] CLKEN 2Q[2 23] 1D | | |
| Applications Include: Buffer/Storage Registers Shift Registers | 3Q[3 22]2D 4Q[4 21]3D GND[5 20]4D | | |
| Pattern Generators Flow-Through Architecture Optimizes | GND[[6 19]] V _{CC} GND[[7 18]] V _{CC} GND[[8 17]] 5D | | |
| PCB Layout Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise | 5Q 9 16 6D 6Q 10 15 7D 7Q 11 14 8D | | |
| EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process | 8Q[12 13] CLK | | |

- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages and Standard Plastic 300-mil DIPs

description

These circuits are positive-edge-triggered D-type flip-flops with a clock enable input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the CLKEN input.

The 74ACT11377 is characterized for operation from -40° C to 85° C.

| FUNCTION TABLE (each flip-flop) | | | | | | | | | |
|------------------------------------|---------------|---|----------------|--|--|--|--|--|--|
| IN | INPUTS OUTPUT | | | | | | | | |
| CLKEN | CLK | D | Q | | | | | | |
| н | Х | Х | Q ₀ | | | | | | |
| L | \uparrow | Н | н | | | | | | |
| L | \uparrow | L | L | | | | | | |
| Х | L | Х | Q ₀ | | | | | | |


EPIC is a trademark of Texas Instruments Incorporated.





74ACT11377 OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

SCAS129 - D3450, MARCH 1990 - REVISED APRIL 1993

logic symbol[†]







[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

| Input voltage range, V _I (see Note 1) | $\dots \dots \dots - 0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
|---|---|
| Output voltage range, VO (see Note 1) | $\dots \dots - 0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) | $\dots \dots \pm 20 \text{ mA}$ |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) | $\dots \dots \pm 50 \text{ mA}$ |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ | $\dots \dots \pm 50 \text{ mA}$ |
| Continuous current through V _{CC} or GND | ± 200 mA |
| Storage temperature range | |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|------|-----|-------|
| Vcc | Supply voltage | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| VI | Input voltage | 0 | VCC | V |
| Vo | Output voltage | 0 | VCC | V |
| ЮН | High-level output current | | -24 | mA |
| IOL | Low-level output current | | 24 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 10 | ns /V |
| TA | Operating free-air temperature | - 40 | 85 | °C |



74ACT11377 OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

SCAS129 - D3450, MARCH 1990 - REVISED APRIL 1993

| PARAMETER | TEST CONDITIONS | N | T _A = 25°C | | | MAINI | MAX | LINUT |
|----------------------------|---|-------|-----------------------|-----|-------|-------|------|-------|
| | | Vcc | MIN | TYP | MAX | MIN | MAX | UNIT |
| | I _{OH} = - 50 μA | 4.5 V | 4.4 | | | 4.4 | | V |
| | | 5.5 V | 5.4 | | | 5.4 | | |
| VOH | | 4.5 V | 3.94 | | | 3.8 | | |
| | I _{OH} = – 24 mA | | 4.94 | | | 4.8 | | |
| | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | 7 |
| N. | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | v |
| | | 5.5 V | | | 0.1 | | 0.1 | |
| VOL | I _{OL} = 24 mA | 4.5 V | | | 0.36 | | 0.44 | |
| | | 5.5 V | | | 0.36 | | 0.44 | |
| VOL | $I_{OL} = 75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 1.65 | V |
| lj | V _I = V _{CC} or GND | 5.5 V | | | ± 0.1 | | ± 1 | μA |
| ICC | $V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$ | 5.5 V | | | 8 | | 80 | μA |
| ΔI_{CC}^{\ddagger} | One input at 3.4 V, Other inputs at GND or V_{CC} | 5.5 V | | | 0.9 | | 1 | mA |
| Ci | V _I = V _{CC} or GND | 5 V | | 4 | | | | pF |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | T _A = 25°C | | MIN | МАХ | UNIT |
|--------------------------------|--|-------------------|-----------------------|-----|--------|-------|------|
| | | | MIN | MAX | IVIIIN | IVIAA | UNIT |
| fclock | Clock frequency | | 0 | 100 | 0 | 100 | MHz |
| t _W Pulse duration | CLK high | 5 | | 5 | | 20 | |
| | CLK low | 5 | | 5 | | ns | |
| | t _{su} Setup time before CLK [↑] | Data | 4 | | 4 | | |
| t _{su} | | CLKEN high | 4 | | 4 | | ns |
| | | CLKEN low | 5 | | 5 | | |
| | | CLKEN high or low | 0 | | 0 | | |
| t _h Hold time after | Hold time after CLK^\uparrow | Data high | 1 | | 1 | | ns |
| | | Data low | | | 0 | | |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | | FROM | то | T _A = 25°C | | MIN | MAX | UNIT |
|------------------|---------|----------|-----|-----------------------|------|------|-------|------|
| | (INPUT) | (OUTPUT) | MIN | TYP | MAX | WIIN | IVIAA | UNIT |
| f _{max} | | | 100 | | | 100 | | MHz |
| ^t PLH | CLK | Any Q | 4.5 | 9.1 | 12.2 | 4.5 | 13.8 | ns |
| ^t PHL | OEK | | 4.8 | 9.6 | 12.7 | 4.8 | 14.2 | 115 |


operating characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER TEST CONDITIONS | | TYP | UNIT |
|---|---|-----|------|
| C _{pd} Power dissipation capacitance | $C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$ | 68 | pF |



74ACT11377 **OCTAL D-TYPE FLIP-FLOP** WITH CLOCK ENABLE

SCAS129 - D3450, MARCH 1990 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated