#### INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT40102** 8-bit synchronous BCD down counter

Product specification
File under Integrated Circuits, IC06

December 1990





## 8-bit synchronous BCD down counter

#### 74HC/HCT40102

#### **FEATURES**

- Cascadable
- · Synchronous or asynchronous preset
- · Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT40102 are high-speed Si-gate CMOS devices and are pin compatible with the "40102" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT40102 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The "40102" is configured as two cascaded 4-bit BCD counters and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output  $(\overline{\text{TC}})$  are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP). Counting is inhibited when the terminal enable input  $(\overline{TE})$  is HIGH. The terminal count output  $(\overline{TC})$  goes LOW when the count reaches zero if  $\overline{TE}$  is LOW, and remains LOW for one full clock period.

When the synchronous preset enable input  $(\overline{PE})$  is LOW, data at the jam input  $(P_0 \text{ to } P_7)$  is clocked into the counter on the next positive-going clock transition regardless of the state of  $\overline{TE}$ . When the asynchronous preset enable input  $(\overline{PL})$  is LOW, data at the jam input  $(P_0 \text{ to } P_7)$  is asynchronously forced into the counter regardless of the state of  $\overline{PE}$ ,  $\overline{TE}$ , or CP. The jam inputs  $(P_0 \text{ to } P_7)$  represent two 4-bit BCD words.

When the master reset input (MR) is LOW, the counter is asynchronously cleared to its maximum count (decimal 99) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the function table.

If all control inputs except  $\overline{\text{TE}}$  are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 clock pulses long. The "40102" may be cascaded using the  $\overline{\text{TE}}$  input and the  $\overline{\text{TC}}$  output, in either a synchronous or ripple mode.

#### **APPLICATIONS**

- Divide-by-n counters
- Programmable timers
- · Interrupt timers
- · Cycle/program counters

#### QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

| SYMBOL                              | PARAMETER                                 | CONDITIONS                                    | TYP | UNIT |      |  |
|-------------------------------------|-------------------------------------------|-----------------------------------------------|-----|------|------|--|
| STWIBUL                             | PARAMETER                                 | CONDITIONS                                    | нс  | нст  | UNII |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay CP to TC                | C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V | 30  | 31   | ns   |  |
| f <sub>max</sub>                    | maximum clock frequency                   |                                               | 30  | 30   | MHz  |  |
| Cı                                  | input capacitance                         |                                               | 3.5 | 3.5  | pF   |  |
| C <sub>PD</sub>                     | power dissipation capacitance per package | notes 1 and 2                                 | 20  | 25   | pF   |  |

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>1</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

## 8-bit synchronous BCD down counter

74HC/HCT40102


2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".

#### **PIN DESCRIPTION**

| PIN NO.                    | SYMBOL                           | NAME AND FUNCTION                             |
|----------------------------|----------------------------------|-----------------------------------------------|
| 1                          | СР                               | clock input (LOW-to-HIGH, edge-triggered)     |
| 2                          | MR                               | asynchronous master reset input (active LOW)  |
| 3                          | TE                               | terminal enable input                         |
| 4, 5, 6, 7, 10, 11, 12, 13 | P <sub>0</sub> to P <sub>7</sub> | jam inputs                                    |
| 8                          | GND                              | ground (0 V)                                  |
| 9                          | PL                               | asynchronous preset enable input (active LOW) |
| 14                         | TC                               | terminal count output (active LOW)            |
| 15                         | PE                               | synchronous preset enable input (active LOW)  |
| 16                         | V <sub>CC</sub>                  | positive supply voltage                       |








## 8-bit synchronous BCD down counter

## 74HC/HCT40102



#### **FUNCTION TABLE**

|    | CONTRO | LINPUTS |    | PRESET MODE                         | ACTION                                      |  |  |  |
|----|--------|---------|----|-------------------------------------|---------------------------------------------|--|--|--|
| MR | PL     | PE      | TE | PRESEI MODE                         | ACTION                                      |  |  |  |
| Н  | Н      | Н       | Н  |                                     | inhibit counter                             |  |  |  |
| Н  | Н      | Н       | L  | synchronous                         | count down                                  |  |  |  |
| Н  | Н      | L       | Х  |                                     | preset on next LOW-to HIGH clock transition |  |  |  |
| Н  | L      | Χ       | Х  | acynobronous                        | preset asynchronously                       |  |  |  |
| L  | X      | Х       | Х  | asynchronous clear to maximum count |                                             |  |  |  |

#### Notes

- 1. Clock connected to CP.
- 2. Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
- 3. Jam inputs:  $MSD = P_7$ ,  $LSD = P_0$ .


H = HIGH voltage level


L = LOW voltage level

X = don't care

## 8-bit synchronous BCD down counter

## 74HC/HCT40102





## 8-bit synchronous BCD down counter

74HC/HCT40102

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     |                                             | T <sub>amb</sub> (°C) |                 |                 |                 |                 |                 |                  |      | TES                    | T CONDITIONS |  |
|-------------------------------------|---------------------------------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------|------------------------|--------------|--|
| OVMDOL                              | PARAMETER                                   | 74HC                  |                 |                 |                 |                 |                 |                  |      |                        | WAVEFORMO    |  |
| SYMBOL                              |                                             | +25                   |                 |                 | -40 to +85      |                 | -40 to +125     |                  | UNIT | V <sub>CC</sub><br>(V) | WAVEFORMS    |  |
|                                     |                                             | min.                  | typ.            | max.            | min.            | max.            | min.            | max.             | ]    | (•)                    |              |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay CP to TC                  |                       | 96<br>35<br>28  | 300<br>60<br>51 |                 | 375<br>75<br>64 |                 | 450<br>90<br>77  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay TE to TC                  |                       | 50<br>18<br>14  | 200<br>40<br>34 |                 | 250<br>50<br>43 |                 | 300<br>60<br>51  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay P <sub>n</sub> , PL to TC |                       | 110<br>40<br>32 | 240<br>68<br>58 |                 | 425<br>85<br>72 |                 | 510<br>102<br>87 | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>PLH</sub>                    | propagation delay MR to TC                  |                       | 83<br>30<br>24  | 275<br>55<br>47 |                 | 345<br>69<br>59 |                 | 415<br>83<br>71  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                      |                       | 9<br>7<br>6     | 75<br>15<br>13  |                 | 95<br>19<br>16  |                 | 110<br>22<br>19  | ns   | 2.0<br>4.5<br>6.0      | Figs 8 and 8 |  |
| t <sub>W</sub>                      | clock pulse width<br>HIGH or LOW            | 165<br>33<br>28       | 22<br>8<br>6    |                 | 205<br>41<br>35 |                 | 250<br>50<br>43 |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>W</sub>                      | master reset pulse width LOW                | 150<br>30<br>26       | 30<br>11<br>9   |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>W</sub>                      | preset enable pulse width PL; LOW           | 125<br>25<br>21       | 39<br>14<br>11  |                 | 155<br>31<br>26 |                 | 190<br>38<br>32 |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>rem</sub>                    | removal time PL; MR to CP                   | 50<br>10<br>9         | 8<br>3<br>2     |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>su</sub>                     | set-up time<br>PE to CP                     | 100<br>20<br>17       | 36<br>13<br>10  |                 | 125<br>25<br>21 |                 | 150<br>30<br>26 |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |
| t <sub>su</sub>                     | set-up time<br>TE to CP                     | 175<br>35<br>30       | 50<br>18<br>14  |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 |                  | ns   | 2.0<br>4.5<br>6.0      | Fig.8        |  |

## 8-bit synchronous BCD down counter

## 74HC/HCT40102

|                  |                                     |                 | T <sub>amb</sub> (°C) |      |                 |      |                 |      |      | TEST CONDITIONS        |           |  |
|------------------|-------------------------------------|-----------------|-----------------------|------|-----------------|------|-----------------|------|------|------------------------|-----------|--|
| SYMBOL           | DADAMETED                           |                 |                       |      | 74H0            | ;    |                 |      |      |                        | WAVEFORMS |  |
|                  | PARAMETER                           | +25             |                       |      | -40 to +85      |      | -40 to +125     |      | UNIT | V <sub>CC</sub><br>(V) | WAVEFORMS |  |
|                  |                                     | min.            | typ.                  | max. | min.            | max. | min.            | max. |      |                        |           |  |
| t <sub>su</sub>  | set-up time<br>P <sub>n</sub> to CP | 100<br>20<br>17 | 33<br>12<br>10        |      | 125<br>25<br>21 |      | 150<br>30<br>26 |      | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |  |
| t <sub>h</sub>   | hold time<br>PE to CP               | 2<br>2<br>2     | -8<br>-3<br>-2        |      | 2<br>2<br>2     |      | 2<br>2<br>2     |      | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |  |
| t <sub>h</sub>   | hold time<br>TE to CP               | 0<br>0<br>0     | -41<br>-15<br>-12     |      | 0<br>0<br>0     |      | 0<br>0<br>0     |      | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |  |
| t <sub>h</sub>   | hold time<br>P <sub>n</sub> to CP   | 2<br>2<br>2     | -5<br>-5<br>-5        |      | 2<br>2<br>2     |      | 2<br>2<br>2     |      | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |  |
| f <sub>max</sub> | maximum clock pulse frequency       | 3<br>15<br>18   | 8.9<br>27<br>32       |      | 2<br>12<br>14   |      | 2<br>10<br>12   |      | MHz  | 2.0<br>4.5<br>6.0      | Fig.8     |  |

## 8-bit synchronous BCD down counter

74HC/HCT40102

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT  | UNIT LOAD COEFFICIENT |
|--------|-----------------------|
| CP, PE | 1.50                  |
| MR     | 1.00                  |
| TE     | 0.80                  |
| Pn     | 0.25                  |
| PL     | 0.35                  |

## 8-bit synchronous BCD down counter

## 74HC/HCT40102

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     |                                                |      |      |      | T <sub>amb</sub> (° | °C)   |        |        |      | TEST CONDITIO |                           |  |  |
|-------------------------------------|------------------------------------------------|------|------|------|---------------------|-------|--------|--------|------|---------------|---------------------------|--|--|
| CYMDOL                              | DADAMETED                                      |      |      |      | 74HC                | Т     |        |        |      | * CC          |                           |  |  |
| STWBOL                              | PARAMETER                                      |      | +25  |      | −40 t               | o +85 | -40 to | o +125 | UNIT |               | V <sub>CC</sub> WAVEFORMS |  |  |
|                                     |                                                | min. | typ. | max. | min.                | max.  | min.   | max.   |      | (             |                           |  |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>P <sub>n</sub> ; CP to TC |      | 38   | 63   |                     | 79    |        | 95     | ns   | 4.5           | Figs 8 and 8              |  |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay TE to TC                     |      | 25   | 50   |                     | 63    |        | 75     | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay PL to TC                     |      | 49   | 83   |                     | 104   |        | 125    | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>PLH</sub>                    | propagation delay MR to TC                     |      | 31   | 55   |                     | 69    |        | 83     | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                         |      | 7    | 15   |                     | 19    |        | 22     | ns   | 4.5           | Figs 8 and 8              |  |  |
| t <sub>W</sub>                      | clock pulse width<br>HIGH or LOW               | 33   | 11   |      | 41                  |       | 50     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>W</sub>                      | master reset pulse width LOW                   | 30   | 16   |      | 38                  |       | 45     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>W</sub>                      | preset enable pulse width PL; LOW              | 43   | 25   |      | 54                  |       | 65     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>rem</sub>                    | removal time<br>PL; MR to CP                   | 10   | 1    |      | 13                  |       | 15     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>su</sub>                     | set-up time<br>PE to CP                        | 20   | 10   |      | 25                  |       | 30     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>su</sub>                     | set-up time<br>TE to CP                        | 40   | 20   |      | 50                  |       | 60     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>su</sub>                     | set-up time<br>P <sub>n</sub> to CP            | 20   | 12   |      | 25                  |       | 30     |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>h</sub>                      | hold time<br>PE to CP                          | 0    | -4   |      | 0                   |       | 0      |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>h</sub>                      | hold time<br>TE to CP                          | 0    | -15  |      | 0                   |       | 0      |        | ns   | 4.5           | Fig.8                     |  |  |
| t <sub>h</sub>                      | hold time<br>P <sub>n</sub> to CP              | 0    | -6   |      | 0                   |       | 0      |        | ns   | 4.5           | Fig.8                     |  |  |
| f <sub>max</sub>                    | maximum clock pulse frequency                  | 15   | 27   |      | 12                  |       | 10     |        | MHz  | 4.5           | Fig.8                     |  |  |


## 8-bit synchronous BCD down counter


#### 74HC/HCT40102

#### **AC WAVEFORMS**



- (1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.
- Fig.7 Waveforms showing the clock input (CP) to TC propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.





(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.9 Waveforms showing  $\overline{PL}$ ,  $\overline{MR}$ ,  $P_n$  to  $\overline{TC}$  propagation delays.






Fig.10 Waveforms showing removal time for  $\overline{MR}$  and  $\overline{PL}$ .



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.11 Waveforms showing hold and set-up times for  $\overline{MR}$  or  $\overline{PE}$  to CP.



The shaded areas indicate when the input is permitted to change for predictable output performance.


(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.


Fig.12 Waveforms showing hold and set-up times for  $P_n$ ,  $\overline{PE}$  to CP.

## 8-bit synchronous BCD down counter

## 74HC/HCT40102

#### **APPLICATION INFORMATION**





#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".