

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

**74LVC16374A/  
74LVCH16374A**

## FEATURES

- 5 volt tolerant inputs/outputs for interfacing with 5V logic
- Wide supply voltage range of 1.2 V to 3.6 V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH16374A only)
- High impedance when  $V_{CC} = 0$

## DESCRIPTION


The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC16374A consists of 2 sections of eight positive edge-triggered flip-flops. A clock (CP) input and an output enable ( $\overline{OE}$ ) are provided for each octal. Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. These features allow the use of these devices in a mixed 3.3V/5V environment.

The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The 74LVCH16374A bus hold data inputs eliminates the need for external pull up resistors to hold unused inputs.

## PIN CONFIGURATION



SW00074

## QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f \leq 2.5\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	Propagation delay Cp to Qn	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	3.8	ns
$f_{MAX}$	Maximum clock frequency		150	MHz
$C_i$	Input capacitance		5.0	pF
$C_{PD}$	Power dissipation capacitance per flip-flop	$V_{CC} = 3.3\text{V}^1$	30	pF

### NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):  

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## ORDERING INFORMATION



PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVC16374A DL	VC16374A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVC16374A DGG	VC16374A DGG	SOT362-1
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVCH16374A DL	VCH16374A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVCH16374A DGG	VCH16374A DGG	SOT362-1

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

**74LVC16374A/  
74LVCH16374A**

**PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1OE	Output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	3-State flip-flop outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	3-State flip-flop outputs
24	2OE	Output enable input (active LOW)
25	2CP	Clock input
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data inputs
48	1CP	Clock input

**LOGIC SYMBOL****LOGIC DIAGRAM****FUNCTION TABLE**

OPERATING MODES	INPUTS			INTERNAL FLIP-FLOPS	OUTPUTS
	nOE	nCP	nDx		
Load and read register	L L	↑	l h	L H	L H
Load register and disable outputs	H H	↑	l h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition


Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition


**16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)**

**74LVC16374A/  
74LVCH16374A**

**LOGIC SYMBOL (IEEE/IEC)**



**BUS HOLD CIRCUIT**



**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$V_{CC}$	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
$V_I$	DC input voltage range		0	5.5	V
	DC input voltage range; output HIGH or LOW state		0	$V_{CC}$	
$V_O$	DC output voltage range; output 3-State		0	5.5	V
	Operating free-air temperature range		-40	+85	
$t_r, t_f$	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20	ns/V
			0	10	



**16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)**

**74LVC16374A/  
74LVCH16374A**

**DC ELECTRICAL CHARACTERISTICS (Continued)**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
I <sub>BHL</sub>	Bus hold LOW sustaining current	V <sub>CC</sub> = 3.0V; V <sub>I</sub> = 0.8V <sup>2, 3, 4</sup>	75			µA	
I <sub>BHH</sub>	Bus hold HIGH sustaining current	V <sub>CC</sub> = 3.0V; V <sub>I</sub> = 2.0V <sup>2, 3, 4</sup>	-75			µA	
I <sub>BHLO</sub>	Bus hold LOW overdrive current	V <sub>CC</sub> = 3.6V <sup>2, 3, 5</sup>	500			µA	
I <sub>BHHO</sub>	Bus hold HIGH overdrive current	V <sub>CC</sub> = 3.6V <sup>2, 3, 5</sup>	-500			µA	

**NOTES:**

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
2. Valid for data inputs of bus hold parts (LVCH16-A) only.
3. For data inputs only, control inputs do not have a bus hold circuit.
4. The specified sustaining current at the data input holds the input below the specified V<sub>I</sub> level.
5. The specified overdrive current at the data input forces the data input to the opposite logic input state.
6. For bus hold parts, the bus hold circuit is switched off when V<sub>I</sub> exceeds V<sub>CC</sub> allowing 5.5V on the input terminal.

**AC CHARACTERISTICS**

GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF; R<sub>L</sub> = 500Ω; T<sub>amb</sub> = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT		
			V <sub>CC</sub> = 3.3V ± 0.3V			V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 1.2V			
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	MAX			
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay CP to Qn	1, 4	1.5	3.8	5.4	1.5	6.4	17	ns		
t <sub>PZH</sub> t <sub>PZL</sub>	3-State output enable time OE to Qn	2, 4	1.5	3.6	5.6	1.5	6.6	20	ns		
t <sub>PHZ</sub> t <sub>PLZ</sub>	3-State output disable time OE to Qn	2, 4	1.5	3.9	5.5	1.5	6.5	12	ns		
t <sub>W</sub>	CP pulse width HIGH or LOW	1	3.0	1.5	—	3.0	—	—	ns		
t <sub>su</sub>	Set-up time Dn to CP	3	2.0	0.3	—	1.9	—	—	ns		
t <sub>h</sub>	Hold time Dn to CP	3	1.5	-0.3	—	1.1	—	—	ns		
f <sub>max</sub>	Maximum clock pulse frequency	1	100	—	—	80	—	—	MHz		

**NOTE:**

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.


# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A


## AC WAVEFORMS

$V_M = 1.5V$  at  $V_{CC} \geq 2.7V$ ;  $V_M = 0.5 V_{CC}$  at  $V_{CC} < 2.7V$ .  
 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.


$V_X = V_{OL} + 0.3V$  at  $V_{CC} \geq 2.7V$ ;  $V_X = V_{OL} + 0.1 V_{CC}$  at  $V_{CC} < 2.7V$   
 $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \geq 2.7V$ ;  $V_Y = V_{OH} - 0.1 V_{CC}$  at  $V_{CC} < 2.7V$



Waveform 1. Clock (CP) to output (Qn) propagation delays, the clock pulse width and the maximum clock pulse frequency




Waveform 2. 3-State enable and disable times



Waveform 3. Data set-up and hold times for the Dn input to the CP input

## TEST CIRCUIT



Waveform 4. Load circuitry for switching times