

16-Bit DSP DACPORT

AD766

FEATURES

Zero-Chip Interface to Digital Signal Processors Complete DACPORT $^{\pm}$

On-Chip Voltage Reference
Voltage and Current Outputs
Serial, Twos-Complement Input
±3 V Output
Sample Rates to 390 kSPS
94 dB Minimum Signal-to-Noise Ratio
–81 dB Maximum Total Harmonic Distortion
15-Bit Monotonicity
±5 V to ±12 V Operation
16-Pin Plastic and Ceramic Packages
Available in Commercial, Industrial, and Military
Temperature Ranges

APPLICATIONS
Digital Signal Processing
Noise Cancellation
Radar Jamming
Automatic Test Equipment
Precision Industrial Equipment
Waveform Generation

PRODUCT DESCRIPTION


The AD766 16-bit DSP DACPORT provides a direct, three-wire interface to the serial ports of popular DSP processors, including the ADSP-2101, TMS320CXX, and DSP56001. No additional "glue logic" is required. The AD766 is also complete, offering on-chip serial-to-parallel input format conversion, a 16-bit current-steering DAC, voltage reference, and a voltage output op amp. The AD766 is fabricated in Analog Devices' BiMOS II mixed-signal process which provides bipolar transistors, MOS transistors, and thin-film resistors for precision analog circuits in addition to CMOS devices for logic.

The design and layout of the AD766 have been optimized for ac performance and are responsible for its guaranteed and tested 94 dB signal-to-noise ratio to 20 kHz and 79 dB SNR to 250 kHz. Laser-trimming the AD766's silicon chromium thin-fills resistors reduces total harmonic distortion below -81 dB (at 1 kHz), a specification also production tested. An optional linearity trim pin allows elimination of midscale differential linearity error for even lower THD with small signals.

The AD766's output amplifier provides a ± 3 V signal with a high slew rate, small glitch, and fast settling. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

DACPORT is a registered trademark of Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAM



The serial interface consists of bit clock, data, and latch enable inputs. The twos-complement data word is clocked MSB first on falling clock edges into the serial-to-parallel converter, consistent with the serial protocols of popular DSP processors. The input clock can support data transfers up to 12.5 MHz. The falling edge of latch enable updates the internal DAC input register at the sample rate with the sixteen bits most recently clocked into the serial input register.

The AD766 operates over a ± 5 V to ± 12 V power supply range. The digital supplies, $+V_L$ and $-V_L$, can be separated from the analog signal supplies, $+V_S$ and $-V_S$, for reduced digital crosstalk. Separate analog and digital ground pins are also provided. An internal bandgap reference provides a precision voltage source to the output amp that is stable over temperature and time.

Power dissipation is typically 120 mW with ±5 V supplies and 300 mW with ±12 V. The AD766 is available in commercial (0°C to 70°C), industrial (-40°C to 85°C), and military (-55°C to 125°C) grades. Commercial and industrial grade parts are available in a 16-pin plastic DIP; military parts processed to MIL-STD-883B are packaged in a 16-pin ceramic DIP. See Analog Devices' Military Products Databook or current military data sheet for specifications for the military version.

This is an abridged data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

Parameter	Min	AD766J Typ	Max	Min	AD766A Typ	Max	Units
RESOLUTION			16		<u> </u>	16	Bits
DIGITAL INPUTS							
V_{IH}	2.0		$+V_{L}$	2.0		$+V_{L}$	V
V_{1L}	1		0.8			0.8	V
$egin{aligned} & \mathbf{I_{IH}}, \mathbf{V_{IH}} = \mathbf{V_{L}} \\ & \mathbf{I_{IL}}, \mathbf{V_{IL}} = 0.4 \end{aligned}$			1.0 -10			1.0 -10	μ Α μ Α
SERIAL PORT TIMING							
Serial Clock Period (t _{CLK})	95			115			ns
Serial Clock HI (t _{HI})	30			30			ns
Serial Clock LO (t _{LO})	30 40			70 40			ns
Data Valid (t_{DATA}) Data Setup (t_{S})	15			20			ns ns
Data Hold (t _H)	15			20			ns
Clock-to-Latch-Enable (t _{CTLE})	80			100			ns
Latch-Enable-to-Clock (t _{LETC})	15			15			ns
Latch Enable HI (t _{LEHI})	40			40 80			ns
Latch Enable LO (t _{LELO})	40			80			ns
ACCURACY ¹		. 2.0			. 2.0		o/ -CECD
Gain Error		±2.0 ±25			±2.0 ±25		% of FSR ppm of FSR/°C
Gain Drift Midscale Output Voltage Error		±30			±30		mV
Bipolar Zero Drift		±4			±4		ppm of FSR/°C
Differential Linearity Error		± 0.001			± 0.001		% of FSR
Monotonicity		15			15		Bits
TOTAL HARMONIC DISTORTION							
$F_{OUT} = 1037 \text{ Hz}^1$							_
0 dB		88	-81		-88 75	-81	dB
-20 dB -60 dB		- 75 - 37	-65 -27		75 37	−65 −27	dB dB
$F_{OUT} = 49.07 \text{ kHz}^2$		-57	-21		37	-21	db
0 dB		-77	-72		-77	-72	dB
-20 dB		-69	-66		-69	-66	dB
-60 dB		-25	-21		-25	-21	dB
SIGNAL-TO-NOISE RATIO ³		· · · ·	-				
20 Hz to 20 kHz ($F_{OUT} = 1037 \text{ Hz}$) ¹	94	102		94	102		dB
20 kHz to 250 kHz $(F_{OUT} = 49.07 \text{ kHz})^2$	79	83		79	83		dB
SETTLING TIME (to ±0.0015% of FSR)							
Voltage Output ¹		1.5			1 €		_
6 V Step 1 LSB Step		1.5 1.0			1.5 1.0		μs
Slew Rate		9			9		μs V/μs
Current Output							
1 mA Step 10 Ω to 100 Ω Load		350			350		ns
1 kΩ Load		350			350		ns
OUTPUT							
Voltage Output Configuration ¹ Bipolar Range	±2.88	±3.0	±3.12	±2.88	±3.0	±3.12	v
Output Current	±2.00	±8.0	- 3.12	-2.00	±8.0	≐3.12	mA
Output Impedance		0.1			0.1		Ω
Short Circuit Duration	In	definite to Con	nmon	Inc	lefinite to Con	nmon	
Current Output Configuration							
Bipolar Range	±0.7	±1.0	±1.3	±0.7	±1.0	±1.3	mA
Output Impedance (±30%)		1.7			1.7		kΩ
POWER SUPPLY	4.75		12.2	4.75		12.2	37
Voltage: $+V_L$ and $+V_S$ $-V_L$ and $-V_S$	-13.2		13.2 -4.75	-13.2		13.2 4.75	V
Current Case 1^1 : V_S and $V_I = +5 V$		12.0	15.0	25.5	12.0	15.0	mA
$-V_S$ and $-V_L = -5 V$ -I		-12.0	-15.0		-12.0	-15.0	mA
Case 2: V_S and $V_L = +12 V_S + I_S$		10.5			10.5		mA.
$-V_S$ and $-V_L = -12 V$ -I Case 3 ⁴ : V_S and $V_L = +5 V$ +I		-14 12			-14 12		mA
$-V_c$ and $-V_r = -12 V$ $-I$		-14			14		mA mA
Power Dissipation: V_S and $V_L = \pm 5 V^T$		120	150		120	150	mW
V_S and $V_L = \pm 12 \text{ V}$		300			300		mW
V_S and $V_L = +5 V$,		225			225		
$-V_S$ and $-V_L = -12 V^4$	1	225		1	225		mW

Parameter	Min	AD766J Typ	Max	Min	AD766A Typ	Max	Units
TEMPERATURE RANGE Specified	0		+70	-40		+85	~
Storage	-60		+100	-60		+100	°Č

NOTES

¹For A grade only, voltage outputs are guaranteed only if $+V_S \ge 7 \text{ V}$ and $-V_S \le -7 \text{ V}$.

²Specified using external op amp, see Figure 3 for more details.

³Tested at full-scale input.

For A grade only, power supplies must be symmetric, i.e., $V_S = |-V_S|$ and $+V_L = |-V_L|$. Each supply must independently meet this equality within $\pm 5\%$. All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

V _L to DGND
V _s to AGND
-V _L to DGND
-V _s to AGND
Digital Inputs to DGND0.3 V to V _L
AGND to DGND
Short Circuit Protection Indefinite Short to Ground
Soldering

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN DESIGNATIONS


Pin	Function	Description
1	-V _s	Analog Negative Power Supply
2	DGND	Digital Ground
3	$v_{\rm L}$	Logic Positive Power Supply
4	NC	No Connection
5	CLK	Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	$-V_L$	Logic Negative Power Supply
9	V _{OUT}	Voltage Output
10	R _F	Feedback Resistor
11	SJ	Summing Junction
12	AGND	Analog Ground
13	I _{OUT}	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trimming Potentiometer Terminal
16	V _s	Analog Positive Power Supply

ORDERING GUIDE

Model	Temperature Range	Package Option*
AD766JN	0°C to +70°C	N-16
AD766AN	-40°C to +85°C	N-16
AD766SD/883B	−55°C to +125°C	D-16

*N = Plastic DIP; D = Ceramic DIP. For outline information see Package Information section.

CONNECTION DIAGRAM



ESD SENSITIVITY

The AD766 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD766 has been classified as a Category 1 Device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment, and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam discharged to the destination socket before devices are removed. For further information on ESD precaution, refer to Analog Devices' ESD Prevention Manual.

