

CAT24C256

256-Kb I²C CMOS Serial EEPROM



FEATURES

- Supports Standard and Fast I²C Protocol
- 1.8 V to 5.5 V Supply Voltage Range
- 64-Byte Page Write Buffer
- Hardware Write Protection for entire memory
- Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA).
- Low power CMOS technology
- 1,000,000 program/erase cycles
- 100 year data retention
- Industrial temperature range
- RoHS-compliant 8-pin PDIP and SOIC packages

DEVICE DESCRIPTION

The CAT24C256 is a 256-Kb Serial CMOS EEPROM, internally organized as 512 pages of 64 bytes each, for a total of 32,768 bytes of 8 bits each.


It features a 64-byte page write buffer and supports both the Standard (100 kHz) as well as Fast (400 kHz) I^2C protocol.

Write operations can be inhibited by taking the WP pin High (this protects the entire memory).

External address pins make it possible to address up to eight CAT24C256 devices on the same bus.

For Ordering Information details, see page 13.


PIN CONFIGURATION



	~	100
2	7	WP
3	6	SCL
4	5	SDA
	3	36

For the location of Pin 1, please consult the corresponding package drawing.

FUNCTIONAL SYMBOL



PIN FUNCTIONS

	· · · · · · · · · · · · · · · · · · ·
A ₀ , A ₁ , A ₂	Device Address
SDA	Serial Data
SCL	Serial Clock
WP	Write Protect
V _{CC}	Power Supply
V _{SS}	Ground



* Catalyst carries the I²C protocol under a license from the Philips Corporation.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽²⁾	-0.5 V to +6.5 V

RELIABILITY CHARACTERISTICS⁽³⁾

Symbol	Parameter	Min	Units
N _{END} ⁽⁴⁾	Endurance	1,000,000	Program/ Erase Cycles
T _{DR}	Data Retention	100	Years

D.C. OPERATING CHARACTERISTICS

 V_{CC} = 1.8 V to 5.5 V, T_A = -40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Max	Units
I _{CC}	Supply Current	Read or Write at 400 kHz		1	mA
I _{SB}	Standby Current	All I/O Pins at GND or V_{CC}		1	μA
١L	I/O Pin Leakage	Pin at GND or V _{CC}		1	μA
V _{IL}	Input Low Voltage		-0.5	V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7	V _{CC} + 0.5	V
V _{OL1}	Output Low Voltage	V _{CC} > 2.5 V, I _{OL} = 3.0 mA		0.4	V
V _{OL2}	Output Low Voltage	V _{CC} > 1.8 V, I _{OL} = 1.0 mA		0.2	V

PIN IMPEDANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$, f = 400 kHz, $V_{CC} = 5 V$

Symbol	Parameter	Conditions	Min	Max	Units
C _{IN} ⁽³⁾	SDA I/O Pin Capacitance	V _{IN} = 0 V		8	pF
C _{IN} ⁽³⁾	Input Capacitance (other pins)	V _{IN} = 0 V		6	pF

Notes:

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

(2) The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

(3) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

(4) Page Mode, V_{CC} = 5 V, 25°C



A.C. CHARACTERISTICS⁽¹⁾

		1.8 V - 5.5 V		2.5 V	- 5.5 V	
Symbol	Parameter	Min	Max	Min	Мах	Units
F_{SCL}	Clock Frequency		100		400	kHz
T _I ⁽²⁾	Noise Suppression Time Constant at SCL, SDA Inputs		0.1		0.1	μs
t _{AA}	SCL Low to SDA Data Out		3.5		0.9	μs
$t_{BUF}^{(2)}$	Time the Bus Must be Free Before a New Transmission Can Start	4.7		1.3		μs
t _{HD:STA}	Start Condition Hold Time	4		0.6		μs
t _{LOW}	Clock Low Period	4.7		1.3		μs
t _{HIGH}	Clock High Period	4		0.6		μs
t _{SU:STA}	Start Condition Setup Time	4.7		0.6		μs
t _{HD:DAT}	Data In Hold Time	0		0		μs
t _{SU:DAT}	Data In Setup Time	0.25		0.1		μs
t _R ⁽²⁾	SDA and SCL Rise Time		1		0.3	μs
t _F ⁽²⁾	SDA and SCL Fall Time		0.3		0.3	μs
t _{SU:STO}	Stop Condition Setup Time	4		0.6		μs
t _{DH}	Data Out Hold Time	0.1		0.1		μs
t _{WR}	Write Cycle Time		5		5	ms
t _{PU} ^{(2), (3)}	Power-up to Ready Mode		1		1	ms

Notes:

(2) Tested initially and after a design or process change that affects this parameter.

(3) t_{PU} is the delay between the time V_{CC} is stable and the device is ready to accept commands.

A.C. TEST CONDITIONS

Input Levels	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$
Input Rise and Fall Times	≤ 50 ns
Input Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$
Output Reference Levels	$0.5 \times V_{CC}$
Output Load	Current Source: I_{OL} = 3 mA ($V_{CC} \ge 2.5$ V); I_{OL} = 1 mA (V_{CC} < 2.5 V); C_L = 100 pF

⁽¹⁾ Test conditions according to "A.C. Test Conditions" table.



PIN DESCRIPTION

SCL: The Serial Clock input pin accepts the Serial Clock generated by the Master.

SDA: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 A_0 , A_1 and A_2 : The Address pins accept the device address. These pins have on-chip pull-down resistors.

WP: The Write Protect input pin inhibits all write operations, when pulled HIGH. This pin has an on-chip pull-down resistor.

FUNCTIONAL DESCRIPTION

The CAT24C256 supports the Inter-Integrated Circuit (I²C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT24C256 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 8 devices may be connected to the bus as determined by the device address inputs A_0 , A_1 , and A_2 .

I²C BUS PROTOCOL

The I²C bus consists of two 'wires', SCL and SDA. The two wires are connected to the V_{CC} supply via pull-up resistors. Master and Slave devices connect to the 2-wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 1).

START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all receivers. Absent a START, a Slave will not respond to commands.

STOP

The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP starts the internal Write cycle (when following a Write command) or sends the Slave into standby mode (when following a Read command).

Device Addressing

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 2). The next 3 bits, A_2 , A_1 and A_0 , select one of 8 possible Slave devices. The last bit, R/W, specifies whether a Read (1) or Write (0) operation is to be performed.

Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 3). The Slave will also acknowledge the byte address and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. If the Master acknowledges the data, then the Slave continues transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by sending a STOP to the Slave. Bus timing is illustrated in Figure 4.



CAT24C256

Figure 1. Start/Stop Timing




Figure 2. Slave Address Bits



DEVICE ADDRESS

Figure 3. Acknowledge Timing





Figure 4. Bus Timing



WRITE OPERATIONS

Byte Write

In Byte Write mode the Master sends a START, followed by Slave address, two byte address and data to be written (Figure 5). The Slave acknowledges all 4 bytes, and the Master then follows up with a STOP, which in turn starts the internal Write operation (Figure 6). During internal Write, the Slave will not acknowledge any Read or Write request from the Master.

Page Write

The CAT24C256 contains 32,768 bytes of data, arranged in 512 pages of 64 bytes each. A two byte address word, following the Slave address, points to the first byte to be written. The most significant bit of the address word is 'don't care', the next 9 bits identify the page and the last 6 bits identify the byte within the page. Up to 64 bytes can be written in one Write cycle (Figure 7).

The internal byte address counter is automatically incremented after each data byte is loaded. If the Master transmits more than 64 data bytes, then earlier bytes will be overwritten by later bytes in a 'wrap-around' fashion (within the selected page). The internal Write cycle starts immediately following the STOP.

Acknowledge Polling

Acknowledge polling can be used to determine if the CAT24C256 is busy writing or is ready to accept commands. Polling is implemented by interrogating the device with a 'Selective Read' command (see READ OPERATIONS).

The CAT24C256 will not acknowledge the Slave address, as long as internal Write is in progress.

Hardware Write Protection

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT24C256.





Figure 5. Byte Write Timing




Figure 6. Write Cycle Timing





Figure 7. Page Write Timing



READ OPERATIONS

Immediate Address Read

In standby mode, the CAT24C256 internal address counter points to the data byte immediately following the last byte accessed by a previous operation. If that 'previous' byte was the last byte in memory, then the address counter will point to the 1st memory byte, etc.

When, following a START, the CAT24C256 is presented with a Slave address containing a '1' in the R/W bit position (Figure 8), it will acknowledge (ACK) in the 9th clock cycle, and will then transmit data being pointed at by the internal address counter. The Master can stop further transmission by issuing a NoACK, followed by a STOP condition.

Selective Read

The Read operation can also be started at an address different from the one stored in the internal address counter. The address counter can be initialized by performing a 'dummy' Write operation (Figure 9). Here the START is followed by the Slave address (with the R/W bit set to '0') and the desired two byte address. Instead of following up with data, the Master then issues a 2nd START, followed by the 'Immediate Address Read' sequence, as described earlier.

Sequential Read

If the Master acknowledges the 1st data byte transmitted by the CAT24C256, then the device will continue transmitting as long as each data byte is acknowledged by the Master (Figure 10). If the end of memory is reached during sequential Read, then the address counter will 'wrap-around' to the beginning of memory, etc. Sequential Read works with either 'Immediate Address Read' or 'Selective Read', the only difference being the starting byte address.



CAT24C256

Figure 8. Immediate Address Read Timing




Figure 9. Selective Read Timing






Figure 10. Sequential Read Timing





CATALYST

PACKAGE OUTLINES

8-LEAD 300 MIL WIDE PLASTIC DIP (L)








SYMBOL	MIN	NOM	MAX	
A			4.57	
A1	0.38			
A2	3.05		3.81	
b	0.36	0.46	0.56	
b2	1.14		1.77	
С	0.21	0.26	0.35	
D	9.02		10.16	
E	7.62	7.87	8.25	
E1	6.09	6.35	7.11	
е	2.54 BSC			
eB	7.87		9.65	
L	2.92		3.81	


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf


- (1) Complies with JEDEC Standard MS001.
- (2) All dimensions are in millimeters.
- (3) Dimensioning and tolerancing per ANSI Y14.5M-1982



8-LEAD 150 MIL WIDE SOIC (W)








SYMBOL	MIN	NOM	MAX
A1	0.10		0.25
А	1.35		1.75
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ1	0°		8°


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf

- (1) Complies with JEDEC specification MS-012 dimensions.
- (2) All linear dimensions are in millimeters.

CATALYST

8-LEAD 208 MIL WIDE SOIC, EIAJ (X)






SYMBOL	MIN	NOM	MAX
A1	0.05		0.25
A			2.03
b	0.36		0.48
С	0.19		0.25
D	5.13		5.33
E	7.75		8.26
E1	5.13		5.38
е		1.27 BSC	
L	0.51		0.76
θ1	0°		8°

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf

- Complies with EIAJ specification.
 All linear dimensions are in millimeters.



ORDERING INFORMATION



- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT24C256WI-GT3 (SOIC-JEDEC, Industrial Temperature, NiPdAu, Tape & Reel).
- (4) For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2000 pcs/reel, i.e. CAT24C256XI-T2.
- (5) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

REVISION HISTORY

Date	Revision	Comments
10/07/05	А	Initial Issue
11/16/05	В	Update Ordering Information
		Add Tape and Reel Specifications
02/02/06	С	Update Ordering Information
01/12/07	D	Update Package Outlines. Add SOIC, EIAJ Package Outlines Update A.C. Characteristics. Add A.C. Test Conditions Update Figures 1, 3 and 4 Delete Package Marking. Deleted Tape and Reel Updated Ordering Information

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Beyond Memory[™], DPP[™], EZDim[™], MiniPot[™], and Quad-Mode[™]

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Publication #:1104Revison:DIssue date:01/12/07