

## CMOS 64-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

**CD4031B** is a static shift register that contains 64 D-type, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CONTROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CL<sub>D</sub>) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CL<sub>D</sub>, is used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

Voltages referenced to V<sub>SS</sub> Terminal) ..... -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5V to V<sub>DD</sub> +0.5V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10mA

#### POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub> = -55°C to +100°C ..... 500mW

For T<sub>A</sub> = +100°C to +125°C ..... Derate Linearity at 12mW/°C to 200mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>) ..... -55°C to +125°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65°C to +150°C

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C

### Features:

- Fully static operation: DC to 12 MHz typ. @ V<sub>DD</sub>-V<sub>SS</sub> = 15 V

- Standard TTL drive capability on Q output

- Recirculation capability

- Three cascading modes:

  - Direct clocking for high-speed operation

  - Delayed clocking for reduced clock drive requirements

  - Additional 1/2 stage for slow clocks

- 100% tested for quiescent current at 20 V

- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C

- Noise margin (over full package-temperature range)

  - 1 V at V<sub>DD</sub> = 5 V

  - 2 V at V<sub>DD</sub> = 10 V

  - 2.5 V at V<sub>DD</sub> = 15 V

- 5-V, 10-V, and 15-V parametric ratings


- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:

- Serial shift registers

- Time delay circuits

# CD4031B Types



FUNCTIONAL DIAGRAM

### INPUT CONTROL CIRCUIT TRUTH TABLE

DATA	RECIRC.	MODE	BIT INTO STAGE 1
1	X	0	1
0	X	0	0
X	1	1	1
X	0	1	0

### TYPICAL STAGE TRUTH TABLE


Data	CL	Data + 1
0	—	0
1	—	1
X	—	NC

### TRUTH TABLE FOR OUTPUT FROM Q' (TERMINAL 5)

Data + 64	CL	Data + 64½
0	—	0
1	—	1
X	—	NC

1 = HIGH LEVEL      0 = LOW LEVEL

X = DON'T CARE      NC = NO CHANGE



NC = NO CONNECTION

92CS-29065N

### TERMINAL ASSIGNMENT

# CD4031B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS			
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	-55	-40	+85	+125	+25					
				Min.	Typ.	Max.	Min.	Typ.	Max.				
Quiescent Device Current, $I_{DD}$ Max.	-	0.5	5	5	5	150	150	-	0.04	5			
	-	0.10	10	10	10	300	300	-	0.04	10			
	-	0.15	15	20	20	600	600	-	0.04	20			
	-	0.20	20	100	100	3000	3000	-	0.08	100			
Output Low (Sink) Current $I_{OL}$ Min. Q	0.4	0.5	5	2.56	2.44	1.68	1.44	2.04	4	-			
	0.5	0.10	10	6.4	6	4.4	3.6	5.2	10.4	-			
	1.5	0.15	15	16.8	16	11.2	9.6	13.6	27.2	-			
	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-			
$\bar{Q}, \bar{Q}', CLD$	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-			
Output High (Source) Current, $I_{OH}$ Min. Q, $\bar{Q}, \bar{Q}', CLD$	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-			
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-			
Output Voltage: Low-Level, $V_{OL}$ Max.	-	0.5	5	-	0.05	-	-	0	0.05	-			
	-	0.10	10	-	0.05	-	-	0	0.05	-			
	-	0.15	15	-	0.05	-	-	0	0.05	-			
Output Voltage: High-Level, $V_{OH}$ Min.	-	0.5	5	-	4.95	-	4.95	5	-	-			
	-	0.10	10	-	9.95	-	9.95	10	-	-			
	-	0.15	15	-	14.95	-	14.95	15	-	-			
Input Low Voltage, $V_{IL}$ Max.	0.5, 4.5	-	5	-	1.5	-	-	-	1.5	-			
	1.9	-	10	-	3	-	-	-	3	-			
	1.5, 13.5	-	15	-	4	-	-	-	4	-			
Input High Voltage, $V_{IH}$ Min.	0.5, 4.5	-	5	-	3.5	-	3.5	-	-	-			
	1.9	-	10	-	7	-	7	-	-	-			
	1.5, 13.5	-	15	-	11	-	11	--	-	-			
Input Current $I_{IN}$ Max.	-	-	-	0.18	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0.1$	$\mu A$




Fig. 1 – Logic diagram.




Fig. 2 – Typical output low (sink) current characteristics ( $I_{OL}$  sink current = 4X ordinate).




Fig. 3 – Minimum output low (sink) current characteristics ( $I_{OL}$  current = 4X ordinate).




Fig. 4 – Typical output high (source) current characteristics.




Fig. 5 – Minimum output high (source) current characteristics.

## CD4031B Types

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 25^\circ C$ ; Input  $t_r, t_f = 20 \text{ ns}$ ,  
 $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	$V_{DD}(\text{V})$	TEST CONDITIONS			LIMITS	UNITS
		Min.	Typ.	Max.		
Propagation Delay Time: Clock to $\bar{Q}$ , $t_{PHL}, t_{PLH}$	5	—	250	500		ns
	10	—	110	220		
	15	—	90	180		
Clock to $Q'$ , $t_{PHL}, t_{PLH}$ Clock to $Q$ , $t_{PHL}$	5	—	190	380		ns
	10	—	80	160		
	15	—	65	130		
Clock to $CL_D$	5	—	100	200		ns
	10	—	50	100		
	15	—	40	80		
Transition Time, $t_{THL}, t_{TLH}$ (Any Output, except $Q$ , $t_{THL}$ )	5	—	100	200		ns
	10	—	50	100		
	15	—	40	80		
$Q, t_{THL}$	5	—	50	100		ns
	10	—	25	50		
	15	—	20	40		
Minimum Data Setup Time, $t_S$	5	—	30	60		ns
	10	—	15	30		
	15	—	10	20		
Minimum Data Hold Time, $t_H$	5	—	30	60		ns
	10	—	15	30		
	15	—	10	20		
Minimum Clock Pulse Width, $t_W$	5	—	120	240		ns
	10	—	50	100		
	15	—	40	80		
Maximum Clock Input Frequency, $f_{CL}^{**}$	5	2	4	—		MHz
	10	5	10	—		
	15	6	12	—		
Clock Input Rise or Fall Time, $t_{rCL}, t_{fCL}^*$	5	—	—	1000		$\mu\text{s}$
	10	—	—	1000		
	15	—	—	200		
Input Capacitance, $C_{IN}$ (Any Input)	—	—	5	7.5	pF	

\* If more than one unit is cascaded in the parallel clocked application,  $t_{rCL}$  should be made less than or equal to the sum of the propagation delay at 50 pF and the transition time of the output driving stage.

\*\* Maximum Clock Frequency for Cascaded Units;

a) Using Delayed Clock Feature in Recirculation Mode:

$$f_{max} = \frac{1}{(n-1) CL_D \text{ prop. delay} + Q \text{ prop. delay} + \text{set-up time}} \quad \text{where } n = \text{number of packages}$$

b) Not Using Delayed Clock:

$$f_{max} = \frac{1}{\text{propagation delay} + \text{set-up time}}$$




Fig. 6 – Typical propagation delay time as a function of load capacitance (see table).




Fig. 7 – Typical propagation delay time as a function of load capacitance (see table).






Fig. 8 – Typical transition time as a function of load capacitance (except  $Q, t_{THL}$ ).


### ***CD4031B Types***




*Fig. 9 – Typical transition time as a function of load capacitance ( $Q$ ,  $t_{TH1}$ ).*




*Fig. 10 – Typical dynamic power dissipation as a function of clock input frequency.*




**Fig. 12 – Cascading using direct clocking for high-speed operation (see clock rise and fall time requirement).**




**Fig. 14 – Cascading using delayed clocking for reduced clock drive requirements.**




**Fig. 16** — Cascading using half-clock-pulse delayed data output ( $Q'$ ) to permit use of slow rise and fall time clock inputs.




*Fig. 11 - Dynamic power dissipation test circuit.*



*Fig. 13 - Quiescent-device-current test circuit.*




*Fig. 15. - Input-leakage current.*



*Fig. 17 – Input-voltage test circuit.*

## CD4031B Types



Chip dimensions and pad layout for CD4031B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4031BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4031BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4031BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4031BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4031BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4031BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4031BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4031BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4031BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE




## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**

**PLASTIC SMALL-OUTLINE PACKAGE**




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

4040062/C 03/03

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated



used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

### Pricing/Packaging/CAD Design Tools/Samples

			Price	Packaging			CAD Design Tools	Samples
Device	Status	Temp (°C)	Budget Price (\$US)   QTY	Industry Standard (TI Pkg)   Pins	Top Side Marking	Standard Pack Quantity	Footprints	Samples
CD4031BE	ACTIVE	-55 to 125	1.01   1KU	PDIP (N)   16	View	25	<input type="checkbox"/>	Contact TI Distributor or Sales Office
CD4031BEE4	ACTIVE	-55 to 125	1.01   1KU	PDIP (N)   16	View	25	<input type="checkbox"/>	Request Free Samples
CD4031BF3A	ACTIVE	-55 to 125	5.83   1KU	CDIP (J)   16		1	<input type="checkbox"/>	Purchase Samples
CD4031BNSR	ACTIVE	-55 to 125	1.01   1KU	SO (NS)   16	View	2000	<input type="checkbox"/>	Purchase Samples
CD4031BNSRE4	ACTIVE	-55 to 125	1.01   1KU	SO (NS)   16	View	2000	<input type="checkbox"/>	Purchase Samples
CD4031BPW	ACTIVE	-55 to 125	1.01   1KU	TSSOP (PW)   16	View	90	<input type="checkbox"/>	Purchase Samples
CD4031BPWE4	ACTIVE	-55 to 125	1.01   1KU	TSSOP (PW)   16	View	90	<input type="checkbox"/>	Purchase Samples
CD4031BPWR	ACTIVE	-55 to 125	1.01   1KU	TSSOP (PW)   16	View	2000	<input type="checkbox"/>	Purchase Samples
CD4031BPWRE4	ACTIVE	-55 to 125	1.01   1KU	TSSOP (PW)   16	View	2000	<input type="checkbox"/>	Purchase Samples

### Inventory

			TI Inventory Status		Reported Distributor Inventory									
			As of 9:55 AM GMT, 29 Nov 2005		As of 9:55 AM GMT, 29 Nov 2005									
			In Stock	In Progress QTY   Date	Lead Time	Region	Company	In Stock	Purchase					
CD4031BE	As of 9:55 AM GMT, 29 Nov 2005		0*	>10k   16 Jan	10 Weeks	Americas	Avnet	>1k	<input type="checkbox"/>					
							DigiKey	347	<input type="checkbox"/>					
							Arrow Southern Europe	93	<input type="checkbox"/>					
CD4031BEE4			As of 9:55 AM GMT, 29 Nov 2005		As of 9:55 AM GMT, 29 Nov 2005									
			In Stock	In Progress QTY   Date	Lead Time	Region	Company	In Stock	Purchase					
			0*	>10k   16 Jan	10 Weeks	None Reported		<a href="#">View Distributors</a>						
CD4031BF3A			As of 9:55 AM GMT, 29 Nov 2005		As of 9:55 AM GMT, 29 Nov 2005									
			In Stock	In Progress QTY   Date	Lead Time	Region	Company	In Stock	Purchase					
			295*	6760   28 Dec	8 Weeks	Europe	Avnet-SILICA	9	<input type="checkbox"/>					
			>10k   3 Jan					<input type="checkbox"/>						
CD4031BNSR			As of 9:55 AM GMT, 29 Nov 2005		As of 9:55 AM GMT, 29 Nov 2005									
			In Stock	In Progress QTY   Date	Lead Time	Region	Company	In Stock	Purchase					
			0*	3575   16 Dec	10 Weeks	None Reported	<a href="#">View Distributors</a>	<input type="checkbox"/>						
			831   23 Dec					<input type="checkbox"/>						
			537   30 Dec					<input type="checkbox"/>						
			97   6 Jan					<input type="checkbox"/>						
			792   13 Jan					<input type="checkbox"/>						
CD4031BNSRE4			As of 9:55 AM GMT, 29 Nov 2005		As of 9:55 AM GMT, 29 Nov 2005									
			In Stock	In Progress QTY   Date	Lead Time	Region	Company	In Stock	Purchase					

[View all Distributors](#)

[Choose a Region](#)



	<b>0*</b>	3575   16 Dec	10 Weeks	None Reported <a href="#">View Distributors</a>			
		831   23 Dec					
		537   30 Dec					
		97   6 Jan					
		792   13 Jan					
<b>CD4031BPW</b>	As of 9:55 AM GMT, 29 Nov 2005			As of 9:55 AM GMT, 29 Nov 2005			
	<b>In Stock</b>	<b>In Progress QTY   Date</b>	<b>Lead Time</b>	<b>Region</b>	<b>Company</b>	<b>In Stock</b>	<b>Purchase</b>
	1530*	>10k   3 Apr	12 Weeks	Europe	Spoerle	175	
<b>CD4031BPWE4</b>	As of 9:55 AM GMT, 29 Nov 2005			As of 9:55 AM GMT, 29 Nov 2005			
	<b>In Stock</b>	<b>In Progress QTY   Date</b>	<b>Lead Time</b>	<b>Region</b>	<b>Company</b>	<b>In Stock</b>	<b>Purchase</b>
	1530*	>10k   3 Apr	12 Weeks	None Reported <a href="#">View Distributors</a>			
<b>CD4031BPWR</b>	As of 9:55 AM GMT, 29 Nov 2005			As of 9:55 AM GMT, 29 Nov 2005			
	<b>In Stock</b>	<b>In Progress QTY   Date</b>	<b>Lead Time</b>	<b>Region</b>	<b>Company</b>	<b>In Stock</b>	<b>Purchase</b>
	2000*	>10k   3 Apr	12 Weeks	None Reported <a href="#">View Distributors</a>			
<b>CD4031BPWRE4</b>	As of 9:55 AM GMT, 29 Nov 2005			As of 9:55 AM GMT, 29 Nov 2005			
	<b>In Stock</b>	<b>In Progress QTY   Date</b>	<b>Lead Time</b>	<b>Region</b>	<b>Company</b>	<b>In Stock</b>	<b>Purchase</b>
	2000*	>10k   3 Apr	12 Weeks	None Reported <a href="#">View Distributors</a>			

\* Our information is updated daily, so please check back with us soon if this does not meet your needs. You may also contact your [TI Authorized Distributor](#), including those [listed above](#), for real time stock information.

\*\* Lead time information is not available at this time. However, our information is updated daily so please check back with us soon. Please contact your preferred [TI Authorized Distributor](#) for additional information.

### Quality & Lead (Pb)-Free Data

<input type="checkbox"/>	Product Content					<b>MTBF/FIT Rate</b>
<b>Device</b>	<b>Eco Plan*</b>	<b>Lead/Ball Finish</b>	<b>MSL Rating/Peak Reflow</b>	<b>Details</b>	<b>Details</b>	
CD4031BE <input type="checkbox"/>	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC	<a href="#">View</a>	<a href="#">View</a>	
CD4031BEE4 <input type="checkbox"/>	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC	<a href="#">View</a>	<a href="#">View</a>	
CD4031BF3A	TBD	Call TI	Level-NC-NC-NC	<a href="#">View</a>	<a href="#">View</a>	
CD4031BNSR <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	
CD4031BNSRE4 <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	
CD4031BPW <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	
CD4031BPWE4 <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	
CD4031BPWR <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	
CD4031BPWRE4 <input type="checkbox"/>	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	<a href="#">View</a>	<a href="#">View</a>	

\* The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please click on the Product Content Details "View" link in the table above for the latest availability information and additional product content details.

If the information you are requesting is not available online at this time, contact one of our [Product Information Centers](#) regarding the availability of this information.

### Technical Documents

<input type="checkbox"/>	Datasheets	Keep track of what's new
	<b>CD4031B TYPES (Rev. B)</b> (cd4031b.pdf, 499 KB)	
	27 Jun 2003 <a href="#">Download</a>	
	<input type="checkbox"/>	Application Notes
	<b>Semiconductor Packing Material Electrostatic Discharge (ESD) Protection</b> (szza047.htm, 9 KB)	
	08 Jul 2004 <a href="#">Abstract</a>	
	<b>Shelf-Life Evaluation of Lead-Free Component Finishes</b> (szza046.htm, 9 KB)	
	24 May 2004 <a href="#">Abstract</a>	
	<b>Understanding and Interpreting Standard-Logic Data Sheets (Rev. B)</b> (szza036b.htm, 8 KB)	
	28 May 2003 <a href="#">Abstract</a>	
	<b>Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics</b> (scha004.htm, 9 KB)	
	03 Dec 2001 <a href="#">Abstract</a>	
	<a href="#">View Application Notes for SHIFT REGISTERS</a>	
	<input type="checkbox"/>	User Guides

**Signal Switch Data Book (Rev. A)** (scdd003a.pdf, 19732 KB)

14 Nov 2003 [Download](#)

**LOGIC Pocket Data Book** (scyd013.pdf, 4835 KB)

05 Dec 2002 [Download](#)

[View User Guides for SHIFT REGISTERS](#)

[More Literature](#)

**Logic Selection Guide 2005 (Rev. X)** (sdyu001x.pdf, 6909 KB)

15 Mar 2005 [Download](#)

**Military Semiconductors Selection Guide 2004-2005 (Rev. D)** (sgyc003d.pdf, 964 KB)

10 Aug 2004 [Download](#)

**Logic Cross-Reference (Rev. A)** (scyb017a.pdf, 2938 KB)

07 Oct 2003 [Download](#)

[View More Literature for SHIFT REGISTERS](#)



[Products](#) | [Applications](#) | [Design Support](#) | [Buy](#) | [Contact Us](#) | [TI Worldwide](#) | [my.TI Login](#) | [All Searches](#) | [Company Info](#) |  
[Press Releases](#) | [RSS](#) | [Site Map](#)

© Copyright 1995-2005 Texas Instruments Incorporated. All rights reserved. [Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)