

CD4512BM/CD4512BC 8-Channel Buffered Data Selector

General Description


The CD4512BM/CD4512BC buffered 8-channel data selector is a complementary MOS (CMOS) circuit constructed with N- and P-channel enhancement mode transistors. This data selector is primarily used as a digital signal multiplexer selecting 1 of 8 inputs and routing the signal to a TRI-STATE® output. A high level at the Inhibit input forces a low level at the output. A high level at the Output Enable (\bar{OE}) input forces the output into the TRI-STATE condition. Low levels at both the Inhibit and (\bar{OE}) inputs allow normal operation.

Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- TRI-STATE output
- Low quiescent power dissipation 0.25 μ W/package (typ.) @ V_{CC} = 5.0V
- Plug-in replacement for Motorola MC14512

Connection Diagram and Truth Table

Dual-In-Line Package



Order Number CD4512B*

*Please look into Section 8, Appendix D for availability of various package types.

Top View

TL/F/5993-1

5

Address Inputs			Control Inputs		Output
C	B	A	Inhibit	\bar{OE}	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
①	①	①	1	0	0
①	①	①	①	1	Hi-Z

① = Don't care

Hi-Z = TRI-STATE condition

Xn = Data at input n

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD})	-0.5 to +18 VDC
Input Voltage (V_{IN})	-0.5 to $V_{DD} + 0.5$ VDC
Storage Temperature Range (T_S)	-65°C to +150°C
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature, (T_L) (Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD})	3.0 to 15 VDC
Input Voltage (V_{IN})	0 to V_{DD} VDC
Operating Temperature Range (T_A)	
CD4512BM	-55°C to +125°C
CD4512BC	-40°C to +85°C

DC Electrical Characteristics CD4512BM (Note 2)

Symbol	Parameter	Conditions	-55°C		+ 25°C			+ 125°C		Units	
			Min	Max	Min	Typ	Max	Min	Max		
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}	5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μA μA μA		
V_{OL}	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V \quad \{ I_{OL} < 1 \mu A$ $V_{DD} = 15V$	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V		
V_{OH}	High Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V \quad \{ I_{OH} < 1 \mu A$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10.0 15.0		4.95 9.95 14.95	V V V		
V_{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1.0V$ $V_{DD} = 15V, V_O = 1.5V$		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V	
V_{IH}	High Level Input Voltage	$V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9.0V$ $V_{DD} = 15V, V_O = 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.50 8.25		3.5 7.0 11.0	V V V		
I_{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.78 2.0 7.8		0.36 0.9 2.4	mA mA mA		
I_{OH}	High Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$	-0.25 -0.62 -1.8		-0.2 -0.5 -1.5			-0.14 -0.35 -1.1	mA mA mA		
I_{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA μA	
I_{OZ}	TRI-STATE Output Current	$V_{DD} = 15V, V_O = 0V$ $V_{DD} = 15V, V_O = 15V$		± 0.1		-10 ⁻⁵	± 0.1		± 3.0	μA	

DC Electrical Characteristics CD4512BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+ 25°C			+ 85°C		Units	
			Min	Max	Min	Typ	Max	Min	Max		
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}		20 40 80		0.005 0.010 0.015	20 40 80		150 300 600	μA μA μA	
V_{OL}	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V \quad \{ I_{OL} < 1 \mu A$ $V_{DD} = 15V$	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V		
V_{OH}	High Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V \quad \{ I_{OH} < 1 \mu A$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10.0 15.0		4.95 9.95 14.95	V V V		
V_{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1.0V$ $V_{DD} = 15V, V_O = 1.5V$		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V	

DC Electrical Characteristics CD4512BC (Note 2) (Continued)

Symbol	Parameter	Conditions	−40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
V _{IH}	High Level Input Voltage	V _{DD} = 5V, V _O = 4.5V V _{DD} = 10V, V _O = 9.0V V _{DD} = 15V, V _O = 13.5V	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.50 8.25		3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V	0.52 1.3 3.6		0.44 1.1 3.4	0.78 2.0 7.8		0.36 0.9 2.4		mA mA mA
I _{OH}	High Level Output Current (Note 3)	V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5 V _{DD} = 15V, V _O = 13.5V	−0.2 −0.5 −1.4		−0.16 −0.4 −1.2			−0.12 −0.3 −1.0		mA mA mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		−0.3 0.3	−10 ^{−5} 10 ^{−5}	−0.3 0.3		−1.0 1.0		μA μA
I _{OZ}	TRI-STATE Output Current	V _{DD} = 15V, V _O = 0V V _{DD} = 15V, V _O = 15V		±1.0		±10 ^{−5}	±1.0		±7.5	μA

AC Electrical Characteristics* TA = 25°C, t_r = t_f = 20 ns, C_L = 50 pF

Symbol	Parameter	Conditions	CD4512BM			CD4512BC			Units
			Min	Typ	Max	Min	Typ	Max	
t _{PHL}	Propagation Delay High-to-Low Level	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		225 75 57	500 175 130		225 75 57	750 200 150	ns ns ns
t _{PLH}	Propagation Delay Low-to-High Level	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		225 75 57	500 175 130		225 75 57	750 200 150	ns ns ns
t _{THL} , t _{TLH}	Transition Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		70 35 25	200 100 80		70 35 25	200 100 80	ns ns ns
t _{PHZ} , t _{PLZ}	Propagation Delay into TRI-STATE from Logic Level	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		50 25 19	125 75 60		50 25 19	125 75 60	ns ns ns
t _{PZH} , t _{PZL}	Propagation Delay to Logic Level from TRI-STATE	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		50 25 19	125 75 60		50 25 19	125 75 60	ns ns ns
C _{IN}	Input Capacitance	(Note 4)		7.5	15		7.5	15	pF
C _{OUT}	TRI-STATE Output Capacitance	(Note 4)		7.5	15		7.5	15	pF
C _{PD}	Power Dissipation Capacity	(Note 5)		150			150		pF

*AC Parameters are guaranteed by DC correlated testing.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.


Note 3: I_{OH} and I_{OL} are tested one output at a time.

Note 4: Capacitance guaranteed by periodic testing.

Note 5: C_{PD} determines the no load AC power of any CMOS device. For complete explanation, see 54C/74C Family Characteristics Application Note, AN-90.


Logic Diagram

TL/F/5993-2


Typical Application

TL/F/5993-3

AC Test Circuit and Switching Time Waveforms



TL/F/5993-4




TL/F/5993-5


Input Connections for t_r , t_f , t_{PLH} , t_{PHL}

Test	Inhibit	A	X0
1	PG	GND	V _{DD}
2	GND	PG	V _{DD}
3	GND	GND	PG

TRI-STATE AC Test Circuit and Switching Time Waveforms



TL/F/5993-6



TL/F/5993-7

Switch Positions for TRI-STATE Test

Test	S1	S2	S3	S4
t _{PHZ}	Open	Closed	Closed	Open
t _{PLZ}	Closed	Open	Open	Closed
t _{PZL}	Closed	Open	Open	Closed
t _{PZH}	Open	Closed	Closed	Open