

## Programmable Delay Line/Duty Cycle Controller

### Description

The CXB1119Q is an ultra high speed monolithic ECL Delay Line/Duty Cycle Controller IC.

Four binary inputs,  $S_0$  to  $S_3$ , program the delay time from input  $D_{IN}$  to output  $Q_d$  in 16 steps.

A pulse with plus (long) duty cycle is provided at output  $Q_p$ , and a pulse with minus (short) duty cycle at output  $Q_m$ . The duty cycle is also controlled by the input data.


### Features

- Programmable delay time: 870ps to 2240ps
- Programmable duty cycle
- Plus and minus duty cycle outputs
- Typical AC characteristics:  $T_{TLH}=185ps$   
 $T_{THL}=175ps$
- Differential data input and output
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels



### Pin Names

|                                  |                            |
|----------------------------------|----------------------------|
| $D_{IN}$ , $\overline{D_{IN}}$   | Data inputs                |
| $S_n$                            | Digital data input         |
| $D_{OUT}$ , $\overline{D_{OUT}}$ | Buffered data outputs      |
| $Q_d$ , $\overline{Q_d}$         | Delayed data outputs       |
| $Q_p$ , $\overline{Q_p}$         | Plus duty cycle outputs    |
| $Q_m$ , $\overline{Q_m}$         | Minus duty cycle outputs   |
| $V_{BB}$                         | Reference voltage output   |
| $V_{CC}$                         | Circuit ground             |
| $V_{CCA}$                        | Circuit ground for outputs |
| $V_{EE}$                         | Negative power supply      |

### Logic Symbol



### Pin Assignment



## DC Characteristics

 $V_{EE} = -4.5 \pm 0.3V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $V_{TT} = -2V$ ,  $T_C = 0^\circ C$  to  $+85^\circ C$ 

| Item                 | Symbol   | Test Condition | Min. | Typ. | Max. | Unit |
|----------------------|----------|----------------|------|------|------|------|
| Power supply current | $I_{EE}$ |                | -325 | -239 | -167 | mA   |

Note: Other DC characteristics; See pages 3-3 and 3-4.


## AC Characteristics

 $V_{EE} = -4.5 \pm 0.3V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $V_{TT} = -2V$ ,  $T_C = 0^\circ C$  to  $+85^\circ C$ ,  $R_T = 50\Omega$  to  $V_{TT}$ 

| Item                   | Symbol    | Input    | Output         | Test Condition     | Min. | Typ. | Max. | Unit |
|------------------------|-----------|----------|----------------|--------------------|------|------|------|------|
| Propagation delay time | $T_{dLH}$ | $D_{IN}$ | $Q_d$          | $S_0 - S_3 = LOW$  | 700  | 870  | 1090 | ps   |
|                        | $T_{dHL}$ |          |                |                    | 680  | 850  | 1065 |      |
|                        | $T_{dLH}$ |          |                | $S_0 - S_3 = HIGH$ | 1570 | 2240 | 2800 |      |
|                        | $T_{dHL}$ |          |                |                    | 1570 | 2240 | 2800 |      |
|                        | $T_{OLH}$ |          | $D_{OUT}$      |                    | 320  | 400  | 500  |      |
|                        | $T_{OHL}$ |          |                |                    | 305  | 380  | 475  |      |
|                        | $T_{PLH}$ |          | $Q_p$          | $S_0 - S_3 = LOW$  | 472  | 590  | 740  |      |
|                        | $T_{MLH}$ |          | $Q_m$          | $S_0 - S_3 = HIGH$ | 444  | 555  | 695  |      |
| Rise time              | $T_{TLH}$ |          | $Q_d, D_{OUT}$ | 20% to 80%         |      | 185  | 230  |      |
| Fall time              | $T_{THL}$ |          | $Q_p, Q_m$     |                    |      | 175  | 220  |      |
| Minimum pulse width    | $T_{pw}$  |          | $Q_m$          | $S_0 - S_3 = LOW$  | 285  | 305  | 330  |      |
| Jitter ( $\sigma$ )    | $T_{uc}$  |          | $Q_d$          | $S_0 - S_3 = HIGH$ |      | 5    | 12   |      |

Note: AC test circuit; See page 4-3.

## Block Diagram




## Truth Table

| N | Input          |                |                |                | Number of Gate | Output: Qd    |
|---|----------------|----------------|----------------|----------------|----------------|---------------|
|   | S <sub>3</sub> | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> |                | Typical Delay |
| 0 | L              | L              | L              | L              | 1              | 870ps         |
| 1 | L              | L              | L              | H              | 2              | 945ps         |
| 2 | L              | L              | H              | L              | 3              | 1095ps        |
| 3 | L              | L              | H              | H              | 4              | 1155ps        |
| 4 | L              | H              | L              | L              | 5              | 1255ps        |
| 5 | L              | H              | L              | H              | 6              | 1305ps        |
| 6 | L              | H              | H              | L              | 7              | 1460ps        |
| 7 | L              | H              | H              | H              | 8              | 1520ps        |

| N  | Input          |                |                |                | Number of Gate | Output: Qd    |
|----|----------------|----------------|----------------|----------------|----------------|---------------|
|    | S <sub>3</sub> | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> |                | Typical Delay |
| 8  | H              | L              | L              | L              | 9              | 1645ps        |
| 9  | H              | L              | L              | H              | 10             | 1690ps        |
| 10 | H              | L              | H              | L              | 11             | 1805ps        |
| 11 | H              | L              | H              | H              | 12             | 1855ps        |
| 12 | H              | H              | L              | L              | 13             | 1990ps        |
| 13 | H              | H              | L              | H              | 14             | 2045ps        |
| 14 | H              | H              | H              | L              | 15             | 2210ps        |
| 15 | H              | H              | H              | H              | 16             | 2240ps        |

Typical delay time is calculated approximately by formula ;  
 $T_d = (880 + 92N \text{ ps} \pm 70\text{ps}) \pm 25\%$

# Timing Diagram



$$T_d \approx (880 + 92N \text{ ps} \pm 70\text{ps}) \pm 25\%$$

$$D_{OUT}(T) = D_{IN}(T - T_o)$$

$$Q_d(T) = D_{IN}(T - T_d)$$

$$Q_p(T) = D_{OUT}(T) + Q_d(T)$$

$$Q_m(T) = D_{OUT}(T) \cdot Q_d(T)$$




Figure1. Input Data vs Delay Time




Figure2. Change in Delay Time vs. Change in Supply Voltage




Figure3. Change in Delay Time vs. Change in Case Temperature




Figure4. Output Waveforms (N=0)