# 32K x 36 Dual I/O Dual Address Synchronous SRAM 

## Features

- Fast clock speed: 100 and 83 MHz
- Fast access times: 5.0/6.0 ns max.
- Single clock operation
- Single 3.3V -5\% and +5\% power supply $\mathrm{V}_{\mathrm{Cc}}$
- Separate $\mathrm{V}_{\mathrm{CCQ}}$ for output buffer
- Two chip enables for simple depth expansion
- Address, data input, $\overline{\mathrm{CE}}, \mathrm{CE}, \mathrm{PTX}, \overline{\mathrm{PTY}}, \overline{\mathrm{WEX}}, \overline{\mathrm{WEY}}$, and data output registers on-chip
- Concurrent Reads and Writes
- Two bidirectional data buses
- Can be configured as separate I/O
- Pass-through feature
- Asynchronous output enables ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEY}}$ )
- LVTTL-compatible I/O
- Self-timed Write
- Automatic power-down
- 176-pin TQFP package


## Functional Description

The CY7C1299A SRAM integrates 32,768 $\times 36$ SRAM cells with advanced synchronous peripheral circuitry. It employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors.

The CY7C1299A allows the user to concurrently perform Reads, Writes, or pass-through cycles in combination on the two data ports. The two address ports (AX, AY) determine the read or write locations for their respective data ports (DQX, DQY).
All input pins except output enable pins ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEY}}$ ) are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion chip enables (CE1, CE2), pass-through controls ( $\overline{\mathrm{PTX}}$ and $\overline{\mathrm{PTY}}$ ), and read-write control (WEX and WEY). The pass-through feature allows data to be passed from one port to the other, in either direction. The PTX input must be asserted to pass data from port X to port Y . The PTY will likewise pass data from port Y to port X . A pass-through operation takes precedence over a read operation.
For the case when AX and AY are the same, certain protocols are followed. If both ports are read, the reads occur normally. If one port is written and the other is read, the read from the array will occur before the data is written. If both ports are written, only the data on DQY will be written to the array.
The CY7C1299A operates from a +3.3 V power supply. All inputs and outputs are LVTTL compatible. These dual I/O, dual address synchronous SRAMs are well suited for ATM, Ethernet switches, routers, cell/frame buffers, SNA switches and shared memory applications.
The CY7C1299A needs one extra cycle after power for proper power-on reset. The extra cycle is needed after $\mathrm{V}_{\mathrm{CC}}$ is stable on the device. This device is available in a 176 -pin TQFP package.

Logic Block Diagram ${ }^{[1]}$


Note:

1. For $32 \mathrm{~K} \times 36$ devices, AX and AY are 15 -bit-wide buses.

Package Description
176-pin TQFP


Selection Guide

|  | $\mathbf{- 1 0 0}$ | $\mathbf{- 8 3}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 5.0 | 6.0 | ns |
| Maximum Operating Current | 500 | 430 | mA |
| Maximum CMOS Standby Current | 100 | 100 | mA |

## Pin Definitions

| Name | I/O | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { AXO - } \\ & \text { AX14 } \end{aligned}$ | InputSynchronous | Synchronous Address Inputs of Port X: Do not allow address pins to float. |
| $\begin{aligned} & \text { AYO - } \\ & \text { AY14 } \end{aligned}$ | InputSynchronous | Synchronous Address Inputs of Port Y: Do not allow address pins to float. |
| WEX | InputSynchronous | Read Write of Port X: $\bar{W} E X$ signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation. |
| WEY | InputSynchronous | Read Write of Port Y: WEY signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation. |
| $\overline{\text { PTX }}$ | InputSynchronous | Pass-through of Port X: $\overline{\mathrm{PTX}}$ signal is synchronous input that enables passing Port X input to Port Y output. |
| $\overline{\text { PTY }}$ | InputSynchronous | Pass-through of Port Y: $\overline{\text { PTY }}$ signal is synchronous input that enables passing Port Y input to Port X output. |
| $\overline{O E X}$ | Input | Asynchronous Output Enable of Port X: $\overline{\mathrm{OEX}}$ must be LOW to read data. When $\overline{\mathrm{OEX}}$ is HIGH, the DQXx pins are in high-impedance state. |
| $\overline{\mathrm{OEY}}$ | Input | Asynchronous Output Enable of Port Y: $\overline{\mathrm{OEY}}$ must be LOW to read data. When $\overline{\mathrm{OEY}}$ is HIGH, the DQYx pins are in high impedance state. |
| $\begin{aligned} & \hline \text { DQX0- } \\ & \text { DQX35 } \end{aligned}$ | Input/ Output | Data Inputs/Outputs of Port X: Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| $\begin{aligned} & \hline \text { DQY0- } \\ & \text { DQY35 } \end{aligned}$ | Input/ Output | Data Inputs/Outputs of Port Y: Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| CLK | InputSynchronous | Clock: This is the clock input to this device. Except for $\overline{\mathrm{OEX}}$ and $\overline{\mathrm{OEY}}$, timing references of the address, data in, and all control signals for the device are made with respect to the rising edge of CLK. |
| $\overline{\mathrm{CE}} 1$ | InputSynchronous | Synchronous Active Low Chip Enable: CE1 sampled HIGH at the rising edge of clock initiates a deselect cycle. |
| CE2 | InputSynchronous | Synchronous Active High Chip Enable: CE2 sampled LOW at the rising edge of clock initiates a deselect cycle. |
| VCC | Supply | Power Supply: +3.3V -5\% and +5\%. |
| VSS | Ground | Ground: GND. |
| VSS | Ground | Ground: GND. No chip current flows through these pins. However, user needs to connect GND to these pins. |
| VCCQ | I/O Supply | Output Buffer Supply: $+3.3 \mathrm{~V}-5 \%$ and $+5 \%$. |
| NC | - | No Connect: These signals are not internally connected. User can connect them to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}$, or any signal lines or simply leave them floating. |

## Cycle Description Truth Table ${ }^{[2,3,4,5, ~ 6, ~ 7, ~ 8, ~ 9] ~}$

| Operation | $\overline{\text { CE1 }}$ | $\mathbf{C E 2}$ | $\overline{\text { WEX }}$ | $\overline{\text { WEY }}$ | $\overline{\text { PTX }}$ | $\overline{\text { PTY }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselect Cycle | H | X | X | X | X | X |
| Deselect Cycle | X | L | X | X | X | X |
| Write PORT X | L | H | 0 | X | X | X |
| Write PORTY | L | H | X | 0 | X | X |
| Pass-Through from X to Y | L | H | X | X | 0 | X |
| Pass-Through from Y to X | L | H | X | X | X | 0 |
| read PORT X | L | H | 1 | X | 1 | 1 |
| read PORT Y | L | H | X | 1 | 1 | 1 |

## Notes:

2. X means "don't care." H means logic HIGH. L means logic LOW.
3. All inputs except OEX and OEY must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.
4. OEX and OEY must be asserted to avoid bus contention during Write and Pass-Through cycles. For a Write and Pass-Through operation following a Read operation, OEX/OEY must be HIGH before the input data required set-up time plus High-Z time for OEX/OEY and staying HIGH throughout the input data hold time. . Operation number 3-6 can be used in any combination.
5. Operation number 4 and 7,3 and 8,7 and 8 can be combined.
6. Operation number 5 can not be combined with operation number 7 or 8 because Pass-Through operation has higher priority over a Read operation.
7. Operation number 6 can not be combined with operation number 7 or 8 because Pass-Through operation has higher priority over a Read operation.
8. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

## Maximum Ratings

| (Above which the useful life may be impaired. For user guide- | Current into Outputs (LOW).........................................$~$ 20 mA |
| :--- | :--- |
| Static Discharge Voltage........................................ $>1601 \mathrm{~V}$ |  |

Electrical Characteristics Over the Operating Range


Capacitance ${ }^{[16]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, <br> $\mathrm{VCC}=3.3 \mathrm{~V}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{CLK}}$ | Clock Input Capacitance | $\mathrm{VCC}_{\mathrm{Q}}=3.3 \mathrm{~V}$ | 9 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ |  |  | 8 | pF |

## Notes:

10. Minimum voltage equals -2.0 V for pulse duration less than 20 ns .
11. $\mathrm{T}_{\mathrm{A}}$ is the case temperature.
12. Power supply ramp up should be monotonic.
13. Overshoot: $\quad \mathrm{V}_{\mathrm{IH}} \leq+6.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{KC}} / 2$.
14. Undershoot: $\quad \mathrm{V}_{\mathrm{IL}} \leq-2.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{KC}} / 2$.
15. "Device Deselected" means the device is in power-down mode as defined in the truth table.
16. Tested initially and after any design or process change that may affect these parameters.

## AC Test Loads and Waveforms ${ }^{[17]}$



## Thermal Resistance ${ }^{[16]}$

| Parameter | Description | Test Conditions | TQFP Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance (Junction <br> to Ambient) | $(@ 200$ Ifm) Single-layer printed circuit board | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JC}}$ | Thermal Resistance (Junction <br> to Ambient) | $(@ 200$ Ifm) Four-layer printed circuit board | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance (Junction <br> to Board) | Bottom | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JC}}$ | Thermal Resistance (Junction <br> to Case) | Top | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Switching Characteristics Over the Operating Range ${ }^{[17,18,19]}$


CYPRESS

## Switching Waveforms ${ }^{[23]}$

Read Cycle TIming from Both Ports ( $\overline{\mathrm{WEX}}, \overline{\mathrm{WEY}}, \overline{\mathrm{PTX}}, \overline{\mathrm{PTY}}$ HIGH)


Note:
23. $\overline{\mathrm{CE}}$ LOW means $\overline{\mathrm{CE}}$ equals LOW and CE2 equals HIGH. $\overline{\mathrm{CE}}$ HIGH means $\overline{\mathrm{CE}}$ equals HIGH or CE2 equals LOW.

Switching Waveforms (continued) ${ }^{[23]}$


## Switching Waveforms (continued) ${ }^{[23]}$



Switching Waveforms (continued) ${ }^{[23]}$


PTX\# = PTY\# = HIGH
$D($ Value $)=$ Value is the input of the data port.
$Q($ Value $)=$ Value is the output of the data port.

## Ordering Information

| Speed <br> $(\mathrm{MHz})$ | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :---: | :---: |
| 100 | CY7C1299A-100AC | A176 | $176-$ pin TQFP | Commercial |
| 83 | CY7C1299A-83AC |  |  |  |

## Package Diagram

176-lead Thin Quad Flat Pack ( $24 \times 24 \times 1.4 \mathrm{~mm}$ ) A176


All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C1299A 32K x 36 Dual I/O Dual Address Synchronous SRAM Document Number: 38-05138 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| ** | 109817 | 10/16/01 | NSL | New Data Sheet |
| *A | 113014 | 04/09/02 | KOM | Corrected $\mathrm{I}_{\mathrm{CC}}$ data to 500 and 430 mA from 350 and 300 mA . Updated Logic Block Diagram |
| *B | 123151 | 01/18/03 | RBI | Updated power-up requirements in AC Test Loads and Waveforms and Operating Range |
| ${ }^{*}$ C | 126196 | 05/14/03 | APT | Corrected pinout on Package Description/Pin Definitions Corrected Cycle Description Truth Table Corrected Logic Block Diagram <br> Added graph (d) in AC Test Loads and Waveforms |

