# 9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture

#### **Features**

- Pin-compatible with and functionally equivalent to ZBT™
- Supports 225-MHz bus operations with zero wait states
  - Available speed grades are 225, 200, and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- · Byte Write capability
- Single 2.5V power supply
- · Fast clock-to-output times
  - 2.8 ns (for 225-MHz device)
  - 3.2ns (for 200-MHz device)
  - 3.5 ns (for 167-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- Available in lead-free 100 TQFP, 119 BGA, and 165 fBGA packages
- IEEE 1149.1 JTAG Boundary Scan
- · Burst capability-linear or interleaved burst order
- "ZZ" Sleep Mode option and Stop Clock option


## **Functional Description**

The CY7C1354CV25 and CY7C1356CV25 are 2.5V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1354CV25 and CY7C1356CV25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1354CV25 and CY7C1356CV25 are pin-compatible with and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.


Write operations are controlled by the Byte Write Selects (BW<sub>a</sub>-BW<sub>d</sub> for CY7C1354CV25 and BW<sub>a</sub>-BW<sub>b</sub> for CY7C1356CV25) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.









# **Selection Guide**

	CY7C1354CV25-225 CY7C1356CV25-225	CY7C1354CV25-200 CY7C1356CV25-200	CY7C1354CV25-167 CY7C1356CV25-167	Unit
Maximum Access Time	2.8	3.2	3.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	35	35	35	mA

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.


#### Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.



# **Pin Configurations**

# 100-pin TQFP Packages





Pin Configurations (continued)

# 119-ball BGA Pinout CY7C1354CV25 (256K × 36) – 14 × 22 BGA

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	E(18)	Α	Α	$V_{DDQ}$
В	NC	CE <sub>2</sub>	Α	ADV/LD	Α	CE <sub>3</sub>	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	$DQ_c$	$DQP_C$	$V_{SS}$	NC	$V_{SS}$	DQP <sub>b</sub>	$DQ_b$
Е	$DQ_c$	$DQ_c$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	DQ <sub>b</sub>	$DQ_b$
F	$V_{DDQ}$	$DQ_c$	$V_{SS}$	OE	$V_{SS}$	DQ <sub>b</sub>	$V_{DDQ}$
G	$DQ_c$	$DQ_c$	BW <sub>c</sub>	Α	BW <sub>b</sub>	DQ <sub>b</sub>	$DQ_b$
Н	$DQ_c$	$DQ_c$	$V_{SS}$	WE	$V_{SS}$	$DQ_b$	$DQ_b$
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_d$	$DQ_d$	$V_{SS}$	CLK	$V_{SS}$	$DQ_a$	$DQ_a$
L	$DQ_d$	$DQ_d$	BW <sub>d</sub>	NC	BWa	$DQ_a$	$DQ_a$
M	$V_{DDQ}$	$DQ_d$	$V_{SS}$	CEN	$V_{SS}$	$DQ_a$	$V_{DDQ}$
N	$DQ_d$	$DQ_d$	$V_{SS}$	A1	$V_{SS}$	DQa	$DQ_a$
Р	$DQ_d$	$DQP_d$	$V_{SS}$	A0	$V_{SS}$	DQPa	$DQ_a$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	E(72)	Α	Α	Α	E(36)	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$

# CY7C1356CV25 (512K x 18)-14 x 22 BGA

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	E(18)	Α	Α	$V_{DDQ}$
В	NC	CE <sub>2</sub>	Α	ADV/LD	Α	CE <sub>3</sub>	NC
С	NC	Α	Α	$V_{DD}$	Α	Α	NC
D	DQ <sub>b</sub>	NC	$V_{SS}$	NC	$V_{SS}$	DQPa	NC
Е	NC	DQ <sub>b</sub>	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	NC	DQa
F	$V_{DDQ}$	NC	$V_{SS}$	OE	$V_{SS}$	DQa	$V_{DDQ}$
G	NC	DQ <sub>b</sub>	BW <sub>b</sub>	Α	$V_{SS}$	NC	DQa
Н	DQ <sub>b</sub>	NC	$V_{SS}$	WE	$V_{SS}$	DQa	NC
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	NC	$DQ_b$	$V_{SS}$	CLK	$V_{SS}$	NC	DQa
L	DQ <sub>b</sub>	NC	$V_{SS}$	NC	$\overline{\text{BW}}_{\text{a}}$	DQa	NC
M	$V_{DDQ}$	DQ <sub>b</sub>	$V_{SS}$	CEN	$V_{SS}$	NC	$V_{DDQ}$
N	DQ <sub>b</sub>	NC	$V_{SS}$	A1	$V_{SS}$	$DQ_a$	NC
Р	NC	DQP <sub>b</sub>	$V_{SS}$	A0	$V_{SS}$	NC	DQa
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	E(72)	Α	Α	E(36)	Α	Α	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$



# Pin Configurations (continued)

# 165-Ball fBGA Pinout

# CY7C1354CV25 (256K × 36) - 13 × 15 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	E(288)	Α	CE <sub>1</sub>	$\overline{BW}_c$	$\overline{\text{BW}}_{\text{b}}$	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC	Α	CE2	$\overline{BW}_d$	$\overline{\text{BW}}_{\text{a}}$	CLK	WE	OE	E(18)	Α	E(144)
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
E	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
G	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
L	DQ <sub>d</sub>	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
M	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
N	DQP <sub>d</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>a</sub>
Р	NC	E(72)	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	E(36)	Α	Α	TMS	A0	TCK	А	А	Α	Α

# CY7C1356CV25 (512K × 18) - 13 × 15 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	E(288)	Α	Œ <sub>1</sub>	$\overline{BW}_b$	NC	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	Α
В	NC	Α	CE2	NC	BWa	CLK	WE	ŌE	E(18)	Α	E(144)
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPa
D	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
E	NC	DQ <sub>b</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
G	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
K	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
L	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
M	$DQ_b$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
N	DQP <sub>b</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	NC
Р	NC	E(72)	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	E(36)	А	Α	TMS	A0	TCK	Α	Α	Α	А



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> , BW <sub>b</sub> , BW <sub>c</sub> , BW <sub>d</sub> ,	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{\text{BW}}_a$ controls $\overline{\text{DQ}}_a$ and $\overline{\text{DQP}}_a$ , $\overline{\text{BW}}_b$ controls $\overline{\text{DQ}}_b$ and $\overline{\text{DQP}}_b$ , $\overline{\text{BW}}_c$ controls $\overline{\text{DQ}}_c$ and $\overline{\text{DQP}}_c$ , $\overline{\text{BW}}_d$ controls $\overline{\text{DQ}}_d$ and $\overline{\text{DQP}}_d$ .
WE	Input- Synchronous	<b>Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	$\label{eq:chip}  \textbf{Chip Enable 1 Input, active LOW}. \ \ \text{Sampled on the rising edge of CLK. Used in conjunction with CE}_2 \ \ \text{and CE}_3 \ \ \text{to select/deselect the device}.$
CE <sub>2</sub>	Input- Synchronous	
CE <sub>3</sub>	Input- Synchronous	
ŌĒ	Input- Asynchronous	<b>Output Enable, active LOW.</b> Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to be <u>have</u> as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
$DQ_{\mathbb{S}}$	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by addresses during the previous clock rise of the Read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ – $DQ_d$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
$DQP_X$		<b>Bidirectional Data Parity I/O lines</b> . Functionally, these signals are identical to DQ <sub>[a:d]</sub> . During write sequences, DQPa is controlled by BWa, DQPb is controlled by BWb, DQPc is controlled by BWc, and DQPd is controlled by BWd.
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
TCK	JTAG-Clock	Clock input to the JTAG circuitry.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the device. Should be connected to ground of the system.



### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
NC	-	No connects. This pin is not connected to the die.
E(18,36, 72, 144, 288)	_	<b>These pins are not connected</b> . They will be used for expansion to the 18M, 36M, 72M, 144M and 288M densities.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to V <sub>SS</sub> or left floating.

#### **Functional Overview**

The CY7C1354CV25 and CY7C1356CV25 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (tCO) is 2.8 ns (225-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $CE_1$ ,  $CE_2$ ,  $CE_3$ ) active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable ( $\overline{WE}$ ).  $\overline{BW}_{[d:a]}$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable (WE). All Writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ $\overline{LD}$  should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.8 ns (225-MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

#### **Burst Read Accesses**

The CY7C1354CV25 and CY7C1356CV25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct <u>up</u> to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to  $A_0 \angle A_{16}$  is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQ and DQP (DQa,b,c,d/DQPa,b,c,d for CY7C1354CV25 and DQa,b/DQPa,b for CY7C1356CV25). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ  $_{and\ DQP}$  (DQ $_{a,b,c,d}$ /DQP $_{a,b,c,d}$  for CY7C1354CV25 and DQ $_{a,b}$ /DQP $_{a,b}$  for CY7C1356CV25) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the Write is complete.

 $\overline{\text{The}}$  data written during the Write operation is controlled by BW  $(\overline{\text{BW}}_{a,b,c,d})$  for CY7C1354CV25 and  $\overline{\text{BW}}_{a,b}$  for CY7C1356CV25) signals. The CY7C1354CV25/56CV25 provides Byte Write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1354CV25 and CY7C1356CV25 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable  $(\overline{OE})$  can be



deasserted HIGH before presenting data to the DQ  $_{and\ DQP}$  (DQ $_{a,b,c,d}$ /DQP $_{a,b,c,d}$  for CY7C1354CV25 and DQ $_{a,b}$ /DQP $_{a,b}$  for CY7C1356CV25) inputs. Doing so will three-state the output drivers. As a safety precaution, DQ <sub>and DQP</sub> (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1354CV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356CV25) are automatically three-stated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1354CV25/56CV25 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d</sub> for CY7C1354CV25 and BW<sub>a,b</sub> for CY7C1356CV25) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not

considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

# **Interleaved Burst Address Table** (MODE = Floating or $V_{DD}$ )

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## **Linear Burst Address Table (MODE = GND)**

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		50	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

**Truth Table**<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	BWx	ŌE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Χ	Х	Х	L	L-H	Three-State
Continue Deselect Cycle	None	Х	L	Н	Χ	Х	X	L	L-H	Three-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Χ	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Three-State
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Three-State
Write Cycle (Begin Burst)	External	L	L	L	L	L	X	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Χ	L	Х	L	L-H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Χ	L	L-H	Three-State
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Χ	Н	X	L	L-H	Three-State
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Χ	Н	L-H	_
SLEEP MODE	None	Х	Н	Χ	Х	Х	Χ	Х	Х	Three-State

- 2. X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{\text{CE}}$  stands for ALL Chip Enables active.  $\overline{\text{BWx}}$  = L signifies at least one Byte Write Select is active,  $\overline{\text{BWx}}$  = Valid signifies that the desired Byte Write Selects are asserted, see Write Cycle Description table for details.

  3. Write is defined by  $\overline{\text{WE}}$  and  $\overline{\text{BWy}}$ . See Write Cycle Description table for details.

  4. When a write cycle is detected, all I/Os are three-stated, even during Byte Writes.
- 5. The DQ and DQP pins are controlled by the current cycle and the OE signal.
- 6. CEN = H inserts wait states.
- Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
- <u>OE</u> is asynchronous and is not sampled with the clock rise. It is masked <u>int</u>ernally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Three-state when OE is inactive or when the device is deselected, and DQs = data when OE is active.



# Partial Write Cycle Description<sup>[2, 3, 4, 9]</sup>

Function (CY7C1354CV25)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BWa
Read	Н	Х	Х	Х	Х
Write –No bytes written	L	Н	Н	Н	Н
Write Byte a– (DQ <sub>a</sub> and DQP <sub>a)</sub>	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b)</sub>	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c)</sub>	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d)</sub>	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

# Partial Write Cycle Description<sup>[2, 3, 4, 9]</sup>

Function (CY7C1356CV25)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	х	х
Write - No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a)</sub>	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b)</sub>	L	L	Н
Write Both Bytes	L	L	L

# IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1354CV25/CY7C1356CV25 incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The CY7C1354CV25/CY7C1356CV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

### **Disabling the JTAG Feature**


It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### Note

9. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write will be done based on which byte write is active.



# TAP Controller State Diagram<sup>[10]</sup>



#### **Test Access Port (TAP)**

#### **Test Clock (TCK)**

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### **Test MODE SELECT (TMS)**

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure . TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)


#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

#### Note:

10. The 0/1 next to each state represents the value of TMS at the rising edge of the TCK.

### **TAP Controller Block Diagram**



#### **Performing a TAP Reset**

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

## Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.



#### **Boundary Scan Register**

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### **SAMPLE Z**

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### **EXTEST OUTPUT BUS TRI-STATE**

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #85 (for 119-BGA package), bit #89 (for 165-FBGA package). When this scan cell, called the "extest output bus tristate", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is




pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

# **TAP Timing**



TAP AC Switching Characteristics Over the Operating Range [11, 12]

Parameter	Description	Min.	Max.	Unit
Clock	1		I	l
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	25		ns
t <sub>TL</sub>	TCK Clock LOW time	25		ns
Output Time	es	•		•
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		5	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es	•		•
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	5		ns
t <sub>CS</sub> Capture Set-up to TCK Rise		5		
Hold Times		<u>.</u>		
t <sub>TMSH</sub>	TMS hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns


<sup>11.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. 12. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$ ns.



# 2.5V TAP AC Test Conditions

Input pulse levels	. Vss to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# TAP DC Electrical Characteristics And Operating Conditions (0°C < TA < +70°C; Vdd = 2.5V $\pm$ 0.125V unless otherwise noted)<sup>[13]</sup>

Parameter	Description	Test Conditions		Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA, V <sub>DDQ</sub> = 2.5V		2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	$I_{OH} = -100 \ \mu A, V_{DDQ} = 2.5 V$		2.1		V
V <sub>OL1</sub>	Output LOW Voltage	$I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 2.5 \text{V}$			0.4	V
V <sub>OL2</sub>	Output LOW Voltage	$I_{OL} = 100 \mu\text{A}$ $V_{DDQ} = 2.5 \text{V}$			0.2	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{\rm DDQ} = 2.5V$		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	$V_{DDQ} = 2.5V$		-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μΑ

# **Identification Register Definitions**

Instruction Field	CY7C1354CV25	CY7C1356CV25	Description
Revision Number (31:29)	000	000	Reserved for version number.
Cypress Device ID (28:12)	01011001000100110	01011001000010110	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicate the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan Order (119-ball BGA package)	69
Boundary Scan Order (165-ball fBGA package)	69

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.

13. All voltages referenced to Vss (GND).



# **Identification Codes** (continued)

Instruction	Code	Description
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

# **Boundary Scan Exit Order (×36)**

Boundary Scan Exit Order (×36)					
Bit #	119-Ball ID	165-Ball ID			
1	K4	B6			
2	H4	B7			
3	M4	A7			
4	F4	B8			
5	B4	A8			
6	G4	A9			
7	C3	B10			
8	B3	A10			
9	D6	C11			
10	H7	E10			
11	G6	F10			
12	E6	G10			
13	D7	D10			
14	E7	D11			
15	F6	E11			
16	G7	F11			
17	H6	G11			
18	T7	H11			
19	K7	J10			
20	L6	K10			
21	N6	L10			
22	P7	M10			
23	N7	J11			
24	M6	K11			
25	L7	L11			
26	K6	M11			
27	P6	N11			
28	T4	R11			
29	A3	R10			
30	C5	P10			
31	B5	R9			
32	A5	P9			
33	C6	R8			
34	A6	P8			
35	P4	R6			
36	N4	P6			
37	R6	R4			
38	T5	P4			
39	Т3	R3			
40	R2	P3			
41	R3	R1			

# **Boundary Scan Exit Order (x36)** (continued)

Bit #	119-Ball ID	165-Ball ID
42	P2	N1
43	P1	L2
44	L2	K2
45	K1	J2
46	N2	M2
47	N1	M1
48	M2	L1
49	L1	K1
50	K2	J1
51	Not Bonded (Preset to 1)	Not Bonded (Preset to 1)
52	H1	G2
53	G2	F2
54	E2	E2
55	D1	D2
56	H2	G1
57	G1	F1
58	F2	E1
59	E1	D1
60	D2	C1
61	C2	B2
62	A2	A2
63	E4	A3
64	B2	B3
65	L3	B4
66	G3	A4
67	G5	A5
68	L5 B5	
69	B6	A6

# **Boundary Scan Exit Order (×18)**

Bit #	119-Ball ID	165-Ball ID
1	K4	B6
2	H4	B7
3	M4	A7
4	F4	B8
5	B4	A8
6	G4	A9
7	C3	B10
8	B3	A10
9	T2	A11



# Boundary Scan Exit Order (x18) (continued)

Bit #	119-Ball ID	165-Ball ID
10	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
11	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
12	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
13	D6	C11
14	E7	D11
15	F6	E11
16	G7	F11
17	H6	G11
18	T7	H11
19	K7	J10
20	L6	K10
21	N6	L10
22	P7	M10
23	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
24	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
25	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
26	Not Bonded	Not Bonded
20	(Preset to 0)	(Preset to 0)
27	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
28	T6	R11
29	A3	R10
30	C5	P10
31	B5	R9
32	A5	P9
33	C6	R8
34	A6	P8
35	P4	R6
36	N4	P6
37	R6	R4
38	T5	P4
39	T3	R3
40	R2	P3
41	R3	R1
42	Not Bonded	Not Bonded
	(Preset to 0)	(Preset to 0)
43	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
44	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
45	Not Bonded	Not Bonded
40	(Preset to 0)	(Preset to 0)
46	P2	N1
47	N1	M1
71	141	IVII

# **Boundary Scan Exit Order (x18)** (continued)

Bit #	119-Ball ID 165-Ball ID			
48	M2	L1		
49	L1	K1		
50	K2	J1		
51	Not Bonded	Not Bonded		
	(Preset to 1)	(Preset to 1)		
52	H1	G2		
53	G2	F2		
54	E2	E2		
55	D1	D2		
56	Not Bonded	Not Bonded		
	(Preset to 0)	(Preset to 0)		
57	Not Bonded	Not Bonded		
	(Preset to 0)	(Preset to 0)		
58	Not Bonded	Not Bonded		
	(Preset to 0)	(Preset to 0)		
59	Not Bonded	Not Bonded		
	(Preset to 0)	(Preset to 0)		
60	Not Bonded	Not Bonded		
0.4	(Preset to 0)	(Preset to 0)		
61	C2	B2		
62	A2	A2		
63	E4	A3		
64	B2	B3		
65	Not Bonded	Not Bonded		
	(Preset to 0	(Preset to 0)		
66	G3	Not Bonded		
67	Not Dondod	(Preset to 0)		
67	Not Bonded (Preset to 0	A4		
68	L5	B5		
69	B6	A6		
69	B6	A6		
69	B6	A6		
68	L5	B5		
69	B6	A6		
66	G3	Not Bonded		
07	Not Decided	(Preset to 0) A4		
67	Not Bonded (Preset to 0	A4		
68	L5	B5		
		_		
69	B6	A6		



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +3.6VDC to Outputs in Three-State...... –0.5V to  $V_{\mbox{\scriptsize DDQ}}$  + 0.5V DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001 V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	$V_{\rm DD}/V_{\rm DDQ}$		
Commercial	0°C to +70°C	2.5V <u>+</u> 5%		
Industrial	–40°C to +85°C			

# Electrical Characteristics Over the Operating Range<sup>[14, 15]</sup>

Parameter	Description	Test Condit	ions	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{DDQ}$	I/O Supply Voltage			2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$		2.0		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>DDQ</sub> = 2.5V		1.7	$V_{DD} + 0.3V$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[14]</sup>	$V_{DDQ} = 2.5V$		-0.3	0.7	V
I <sub>X</sub>	Input Load	$GND \le V_I \le V_{DDQ}$		<b>–</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μА	
		Input = V <sub>DD</sub>			5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	<b>–</b> 5		μА	
		Input = $V_{DD}$			30	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DD_i}$ Output Disable	<b>–</b> 5	5	μΑ	
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	4.4-ns cycle, 225 MHz		250	mA
			5-ns cycle, 200 MHz		220	mA
			6-ns cycle, 167 MHz		180	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	Max. V <sub>DD</sub> , Device Deselected,	4.4-ns cycle, 225 MHz		130	mA
		$V_{IN} \ge V_{IH}^{-}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		120	mA
	ourione 112 inputo		6-ns cycle, 167 MHz		110	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$\begin{array}{l} \text{Max. V}_{DD}\text{, Device Deselected,} \\ \text{V}_{IN} \leq 0.3 \text{V or V}_{IN} \geq \text{V}_{DDQ} - 0.3 \text{V,} \\ \text{f} = 0 \end{array}$	All speed grades		35	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.4-ns cycle, 225 MHz		120	mA
	Power-down	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , $f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		110	mA
	Current—CMOS Inputs	I - MAX - MCYC	6-ns cycle, 167 MHz		100	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = 0$	All speed grades		40	mA

Shaded areas contain advance information.

# Thermal Resistance<sup>[16]</sup>

Parameters	Description	Test Conditions	BGA Typ.	fBGA Typ.	TQFP Typ.	Unit
$\Theta_{JA}$	`	Test conditions follow standard test methods and procedures	25	27	25	°C/W
$\Theta_{\sf JC}$		for measuring thermal impedance, per EIA / JESD51.	6	6	9	°C/W

<sup>14.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} < V_{DD}$ . 16. Tested initially and after any design or process changes that may affect these parameters.




# Capacitance<sup>[16]</sup>

Parameter	Description	Test Conditions	BGA Max.	fBGA Max.	TQFP Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 2.5V, V_{DDQ} = 2.5V$	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance		7	7	5	pF

#### **AC Test Loads and Waveforms**

#### 2.5V I/O Test Load



# Switching Characteristics Over the Operating Range [18, 19]

		-225		-200		-167		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>Power</sub> <sup>[17]</sup>	ver [17] V <sub>CC</sub> (typical) to the First Access Read or Write			1		1		ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.4		5		6		ns
F <sub>MAX</sub>	Maximum Operating Frequency		225		200		167	MHz
t <sub>CH</sub>	Clock HIGH	1.8		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.8		2.0		2.4		ns
<b>Output Times</b>	;		•					
t <sub>CO</sub>	Data Output Valid after CLK Rise		2.8		3.2		3.5	ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.8		3.2		3.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	1.25		1.5		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>	1.25	2.8	1.5	3.2	1.5	3.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.5		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		2.8		3.2		3.5	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		0		ns
Set-up Times							•	
t <sub>AS</sub>	Address Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>CENS</sub>	CEN Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>CES</sub>	Chip Select Set-up	1.4		1.5		1.5		ns

Shaded areas contain advance information.

#### Notes:

<sup>17.</sup> This part has a voltage regulator internally; t<sub>power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be

 <sup>18.</sup> Timing reference level is when V<sub>DDQ</sub> = 2.5V.
 19. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

<sup>20.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

<sup>21.</sup> At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>22.</sup> This parameter is sampled and not 100% tested.




# Switching Characteristics Over the Operating Range (continued)[18, 19]

		-2	-225		00	-167		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Hold Times								
t <sub>AH</sub>	Address Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CEH</sub>	Chip Select Hold after CLK Rise	0.4		0.5		0.5		ns

# **Switching Waveforms**

Read/Write Timing<sup>[23,24,25]</sup>



DON'T CARE UNDEFINED

#### Notes:


23. For this waveform  $\underline{ZZ}$  is tied low.


24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

25. Order of the Burst sequence is determined by the status of the MODE (0=Linear, 1=Interleaved). Burst operations are optional.



# Switching Waveforms (continued)





DON'T CARE

26. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle
27. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
28. I/Os are in High-Z when exiting ZZ sleep mode.



# **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range	
225	CY7C1354CV25-225AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Commercial	
	CY7C1356CV25-225AXC		1.4 mm)		
	CY7C1354CV25-225AXI	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Industrial	
	CY7C1356CV25-225AXI		1.4 mm)		
	CY7C1354CV25-225BGC	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial	
	CY7C1356CV25-225BGC				
	CY7C1354CV25-225BGI	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial	
	CY7C1356CV25-225BGI				
	CY7C1354CV25-225BZC	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial	
	CY7C1356CV25-225BZC				
	CY7C1354CV25-225BZI	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial	
	CY7C1356CV25-225BZI				
	CY7C1354CV25-225BGXC	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial	
	CY7C1356CV25-225BGXC				
	CY7C1354CV25-225BGXI	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial	
	CY7C1356CV25-225BGXI				
	CY7C1354CV25-225BZXC	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Commercial	
	CY7C1356CV25-225BZXC		15 x 1.4 mm)		
	CY7C1354CV25-225BZXI	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Industrial	
	CY7C1356CV25-225BZXI		15 x 1.4 mm)		
200	CY7C1354CV25-200AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Commercial	
	CY7C1356CV25-200AXC		1.4 mm)		
	CY7C1354CV25-200AXI	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Industrial	
	CY7C1356CV25-200AXI		1.4 mm)		
	CY7C1354CV25-200BGC	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial	
	CY7C1356CV25-200BGC				
	CY7C1354CV25-200BGI	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial	
	CY7C1356CV25-200BGI				
	CY7C1354CV25-200BZC	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial	
	CY7C1356CV25-200BZC				
	CY7C1354CV25-200BZI	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial	
	CY7C1356CV25-200BZI				
	CY7C1354CV25-200BGXC	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial	
	CY7C1356CV25-200BGXC				
	CY7C1354CV25-200BGXI	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial	
	CY7C1356CV25-200BGXI				
	CY7C1354CV25-200BZXC	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Commercial	
	CY7C1356CV25-200BZXC		15 x 1.4 mm)		
	CY7C1354CV25-200BZXI	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Industrial	
	CY7C1356CV25-200BZXI		15 x 1.4 mm)		



# **Ordering Information** (continued)


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY7C1354CV25-167AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Commercial
	CY7C1356CV25-167AXC		1.4 mm)	
	CY7C1354CV25-167AXI	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Industrial
	CY7C1356CV25-167AXI		1.4 mm)	
	CY7C1354CV25-167BGC	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial
	CY7C1356CV25-167BGC			
	CY7C1354CV25-167BGI	BG119	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial
	CY7C1356CV25-167BGI			
	CY7C1354CV25-167BZC	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1356CV25-167BZC	_		
	CY7C1354CV25-167BZI	BB165D	165-ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1356CV25-167BZI			
	CY7C1354CV25-167BGXC	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Commercial
	CY7C1356CV25-167BGXC			
	CY7C1354CV25-167BGXI	BG119	Lead-Free 119-ball Ball Grid Array (14 x 22 x 2.4 mm)	Industrial
	CY7C1356CV25-167BGXI			
	CY7C1354CV25-167BZXC	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Commercial
	CY7C1356CV25-167BZXC		15 x 1.4 mm)	
	CY7C1354CV25-167BZXI	BB165D	Lead-Free 165-ball Fine Pitch Ball Grid Array (13 x	Industrial
	CY7C1356CV25-167BZXI		15 x 1.4 mm)	

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts. Lead-free BGX package will be available in 2005.




# **Package Diagrams**


# 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101





# Package Diagrams (continued)








# Package Diagrams (continued)

#### 165 FBGA 13 x 15 x 1.40 MM BB165D



NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1354CV25/CY7C1356CV25 9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05537

bocument number: 50-05557								
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change				
**	242032	See ECN	RKF	New data sheet				
*A	278969	See ECN	RKF	Changed Boundary Scan order to match the B Rev of these devices				
*B	284929	See ECN	RKF VBL	Included DC Characteristics Table Changed ISB1 and ISB3 from DC Characteristic table as follows: ISB1: 225 MHz -> 130 mA, 200 MHz -> 120 mA, 167 MHz -> 110 mA ISB3: 225 MHz -> 120 mA, 200 MHz -> 110 mA, 167 MHz -> 100 mA Changed IDDZZ to 50mA. Added BG and BZ pkg lead-free part numbers to ordering info section.				