# $8 \mathrm{~K} \times 9$ FIFO, $16 \mathrm{~K} \times 9$ FIFO $32 \mathrm{~K} \times 9$ FIFO with Programmable Flags 

## Features

- 8K x 9, 16K x 9, and 32K x 9 FIFO buffer memory
- Asynchronous read/write
- High-speed 33.3-MHz read/write independent of depth/width
- Low operating power
- $I_{\text {CC }}$ (max.) $=70 \mathrm{~mA}$
- Programmable Almost Full/Empty flag
- Empty, Almost Empty, Half Full, Almost Full, and Full status flags
- Programmable retransmit
- Expandable in width
- $5 \mathrm{~V} \pm 10 \%$ supply
- TTL compatible
- Three-state outputs
- Proprietary 0.8-micron CMOS technology


## Functional Description

The CYC47X FIFO series consists of high-speed, low-power, first-in first-out (FIFO) memories with programmable flags and retransmit mark. The CY7C470, CY7C472, and CY7C474 are $8 \mathrm{~K}, 16 \mathrm{~K}$, and 32 K words by 9 bits wide, respectively. They are
offered in 600-mil DIP, PLCC, and LCC packages. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Three status pins-Empty/Full ( $\overline{\mathrm{E}} / \overline{\mathrm{F}}$ ), Programmable Almost Full/Empty ( $\overline{\text { PAFE }}$ ), and Half Full ( $\overline{\mathrm{HF}}$ )—are provided to the user. These pins are decoded to determine one of six states: Empty, Almost Empty, Less than Half Full, Greater than Half Full, Almost Full, and Full.
The read and write operations may be asynchronous; each can occur at a rate of 33.3 MHz . The write operation occurs when the write ( $\bar{W}$ ) signal goes LOW. Read occurs when read $(\overline{\mathrm{R}})$ goes LOW. The nine data outputs go into a high-impedance state when $\bar{R}$ is HIGH.
The user can store the value of the read pointer for retransmit by using the MARK pin. A LOW on the retransmit (RT) input causes the FIFO to resend data by resetting the read pointer to the value stored in the mark pointer.
In the standalone and width expansion configurations, a LOW on the retransmit ( $\overline{\mathrm{RT}}$ ) input causes the FIFO to resend the data. With the mark feature, retransmit can start from any word in the FIFO.
The CYC47X series is fabricated using a proprietary 0.8-micron N -well CMOS technology. Input ESD protection is greater than 2001V and latch-up is prevented by the use of reliable layout techniques, guard rings, and a substrate bias generator.


Selection Guide

|  |  | 7C470-15 <br> 7C472-15 <br> 7C474-15 | 7C470-20 <br> 7C472-20 <br> 7C474-20 | 7C470-25 <br> 7C472-25 <br> 7C474-25 | 7C470-40 <br> 7C472-40 <br> 7C474-40 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency (MHz) | 33.3 | 33.3 | 28.5 | 20 |  |
| Maximum Access Time (ns) | 15 | 20 | 25 | 40 |  |
| Maximum Operating Current (mA) | Commercial | 105 |  |  |  |
|  | Military/Industrial |  |  |  |  |

## Maximum Ratings

Storage Temperature ............................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied........................................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential ............... -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State ............................................ -0.5 V to +7.0 V
DC Input Voltage................................... -3.0 V to +7.0 V
Power Dissipation ........................................................ 1.0 W
Output Current, into Outputs (LOW) ............................. 20 mA

Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current
>200 mA
Operating Range

| Range | Ambient <br> Temperature | V $_{\text {CC }}$ |
| :--- | :---: | :---: |$|$|  |  |
| :--- | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Military ${ }^{[1]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Electrical Characteristics Over the Operating Range ${ }^{[2]}$


Electrical Characteristics Over the Operating Range ${ }^{[2]}$ (continued)

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C470-40 } \\ & \text { 7C472-40 } \\ & \text { 7C474-40 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Com'l | 2.2 |  | V |
|  |  |  | Mil/Ind | 2.2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ | Com'l |  | 70 | mA |
|  |  |  | Mil/Ind |  | 75 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current | All Inputs $=\mathrm{V}_{\mathrm{IH}}$ Min. | Com'l |  | 25 | mA |
|  |  |  | Mil/Ind |  | 30 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Power-Down Current | All Inputs $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ | Com'l |  | 20 | mA |
|  |  |  | Mil/Ind |  | 25 |  |
| $\mathrm{IOS}^{[3]}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -90 | mA |

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 12 | pF |

## AC Test Loads and Waveforms


(a)

(b)

Equivalent to: THÉVENIN EQUIVALENT

$$
\text { OUTPUTo } 2 \text { - } \text { OL }_{200 \Omega}
$$

Note:
4. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range ${ }^{[5,6]}$

| Parameter | Description | $\begin{aligned} & \text { 7C470-15 } \\ & \text { 7C472-15 } \\ & \text { 7C474-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C470-20 } \\ & \text { 7C472-20 } \\ & \text { 7C474-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C470-25 } \\ & \text { 7C472-25 } \\ & \text { 7C474-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C470-40 } \\ & \text { 7C472-40 } \\ & \text { 7C474-40 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Cycle Time | 30 |  | 30 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {RV }}$ | Recovery Time | 15 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {PW }}$ | Pulse Width | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {L }}$ IR | Read LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{DV}}{ }^{[7]}$ | Valid Data from Read HIGH | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}{ }^{[7]}$ | Read HIGH to High Z |  | 15 |  | 15 |  | 18 |  | 25 | ns |
| $\mathrm{t}_{\text {HWZ }}$ | Write HIGH to Low Z | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up Time | 11 |  | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {EFD }}$ | E/F Delay |  | 15 |  | 20 |  | 25 |  | 40 | ns |
| $\mathrm{t}_{\text {EFL }}$ | $\overline{M R}$ to E/F LOW |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {HFD }}$ | HF Delay |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {AFED }}$ | PAFE Delay |  | 25 |  | 30 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\text {RAE }}$ | Effective Read from Write HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |
| $t_{\text {WAF }}$ | Effective Write from Read HIGH | 15 |  | 20 |  | 25 |  | 40 |  | ns |

Notes:
5. Test conditions assume signal transmission time of 5 ns or less, timing reference levels of 1.5 V and output loading of the specified $I_{\mathrm{OL}} / I_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance, as in part (a) of AC Test Load and Waveforms, unless otherwise specified.
6. See the last page of this specification for Group A subgroup testing information.
7. $t_{H Z R}$ and $t_{D V R}$ use capacitance loading as in part (b) of $A C$ Test Loads. $t_{H Z R}$ transition is measured at +500 mV from $V_{O L}$ and -500 mV from $V_{O H}$. $t_{D V R}$ transition is measured at the 1.5 V level. $\mathrm{t}_{\mathrm{HWZ}}$ and $\mathrm{t}_{\mathrm{LZR}}$ transition is measured at $\pm 100 \mathrm{mV}$ from the steady state.

## Switching Waveforms

## Asynchronous Read and Write



MasterReset (No Write to Programmable Flag Register)


Master Reset (Write to Programmable Flag Register) ${ }^{[8,9]}$


## Notes:

8. Waveform labels in parentheses pertain to writing the programmable flag register from the output port $\left(Q_{0}-Q_{8}\right)$.
9. Master Reset $(\overline{\mathrm{MR}})$ must be pulsed LOW once prior to programming.

Switching Waveforms (Continued)
$\overline{\mathrm{E}} / \overline{\mathrm{F}}$ Flag (Last Write to First Read Full Flag)


HF LOW
$\bar{E} / \overline{\text { F }}$ Flag (Last Read to First Write Empty Flag)


सF $\quad \mathrm{HIGH}$

Half Full Flag


Switching Waveforms (Continued)

## PAFE Flag (Almost Full)



HF LOW


7C470-14
Retransmit ${ }^{[10]}$


7C470-15

Note:
10. The flags may change state during retransmit, but they will be valid a $\mathrm{t}_{\mathrm{CY}}$ later, except for the $\mathrm{CY} 7 \mathrm{C} 47 \mathrm{X}-20$ (Military), whose flags will be valid after $\mathrm{t}_{\mathrm{CY}}+10 \mathrm{~ns}$.

## Switching Waveforms (Continued)

Mark


7C470-16

Empty Flag and Read Data Flow-Through Mode


## Switching Waveforms (Continued)

## Full Flag and Write Data Flow-Through Mode



## Architecture

The CY7C470, CY7C472, and CY7C474 FIFOs consist of an array of $8,192,16,384$, and 32,768 words of 9 bits each, respectively. The control consists of a read pointer, a write pointer, a retransmit pointer, control signals (i.e., write, read, mark, retransmit, and master reset), and flags (i.e., Empty/Full, Half Full, and Programmable Almost Full/Empty).

## Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset ( $\overline{\mathrm{MR}}$ ) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (E/F) and Almost Full/Empty flag (PAFE) being LOW, and Half Full flag (HF) being HIGH. The read pointer, write pointer, and retransmit pointer are reset to zero. For a valid reset, Read ( $\overline{\mathrm{R}}$ ) and Write $(\overline{\mathrm{W}})$ must be $\mathrm{HIGH} \mathrm{t}_{\text {RPW }} / \mathrm{t}_{\text {WPW }}$ before the falling edge and $\mathrm{t}_{\mathrm{RMR}}$ after the rising edge of MR .

## Writing Data to the FIFO

Data can be written to the FIFO when it is not FULL ${ }^{[11]}$. A falling edge of $\bar{W}$ initiates a write cycle. Data appearing at the inputs $\left(D_{0}-D_{8}\right)$ $t_{S D}$ before and $t_{H D}$ after the rising edge of $\bar{W}$ will be stored sequentially in the FIFO.

## Reading Data from the FIFO

Data can be read from the FIFO when it is not empty ${ }^{[12]}$. A falling edge of $\bar{R}$ initiates a read cycle. Data outputs $\left(Q_{0}-Q_{8}\right)$ are in a high-impedance condition when the FIFO is empty and between read operations ( $\overline{\mathrm{R}} \mathrm{HIGH}$ ). The falling edge of $\overline{\mathrm{R}}$ during the last read cycle before the empty condition triggers a high-to-low transition of $\mathrm{E} / \mathrm{F}$, prohibiting any further read operations until $t_{\text {RFF }}$ after a valid write.

## Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and resent if necessary. Retransmission can start from anywhere in the FIFO and be repeated without limitation.
The retransmit methodology is as follows: mark the current value of the read pointer, after an error in subsequent read operations return to that location and resume reading. This effectively resends all of the data from the mark point. When MARK is LOW, the current value of the read pointer is stored. This operation marks the beginning of the packet to be resent. When RT is LOW, the read pointer is updated with the mark location. During each subsequent read cycle, data is read and the read pointer incremented.
Care must be taken when using the retransmit feature. Use the mark function such that the write pointer does not pass the mark pointer, because further write operations will overwrite data.

## Programmable Almost Full/Empty Flag

The CY7C470/2/4 offer a variable offset for the Almost Empty and the Almost Full condition. The offset is loaded into the programmable flag register (PFR) during a master reset cycle. While $\overline{M R}$ is LOW, the PFR can be loaded from $Q_{8}-Q_{0}$ by pulsing $\bar{R}$ LOW or from $D_{8}-D_{0}$ by pulsing $W$ LOW. The offset options are listed in Table 2. See Table 1 for a description of the six FIFO states. If the PFR is not loaded during master reset ( $\overline{\mathrm{R}}$ and $\bar{W}$ HIGH) the default offset will be 256 words from Full and Empty.

## Notes:

11. When the FIFO is less than half full, the flags make a LOW-to-HIGH transition on the rising edge of $\mathbb{W}$ and make the HIGH-to-LOW transition on the falling edge of $\bar{R}$. If the FIFO is more than half full, the flags make the LOW-to-HIGH transition on the rising edge of $\vec{R}$ and HIGH-to-LOW transition on the falling edge of $\bar{W}$.
12. Full and empty states can be decoded from the Half-Full (HF) and Empty/Full (E/F) flags.

Table 1. Flag Truth Table ${ }^{[13]}$

| HF | E/F | PAFE | State | CY77C470 <br> (8K x 9) <br> Number of Words <br> in FIFO | CY77C472 <br> (16K x 9) <br> Number of Words in <br> FIFO | CY77C474 <br> (32K x 9) <br> Number of Words in <br> FIFO |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| 1 | 0 | 0 | Empty | 0 | 0 | 0 |
| 1 | 1 | 0 | Almost Empty | $1 \Rightarrow(P-1)$ | $1 \Rightarrow(P-1)$ | $1 \Rightarrow(P-1)$ |
| 1 | 1 | 1 | Less than Half Full | $P \Rightarrow 4096$ | $P \Rightarrow 8192$ | $P \Rightarrow 16384$ |
| 0 | 1 | 1 | Greater than Half Full | $4097 \Rightarrow(8192-P)$ | $8193 \Rightarrow(16384-P)$ | $16385 \Rightarrow(32768-P)$ |
| 0 | 1 | 0 | Almost Full | $(8192-P+1) \Rightarrow 8191$ | $(16384-P+1) \Rightarrow 16383$ | $(32768-P+1) \Rightarrow 32767$ |
| 0 | 0 | 0 | Full | 8192 | 16384 | 32768 |

Table 2. Programmable Almost Full/Empty Options ${ }^{[14]}$

| D3 | D2 | D1 | D0 | PAFE Active when: | P |
| :---: | :---: | :---: | :---: | :--- | :---: |
| 0 | 0 | 0 | 0 | 256 or less locations from Empty/Full (default) | 256 |
| 0 | 0 | 0 | 1 | 16 or less locations from Empty/Full | 16 |
| 0 | 0 | 1 | 0 | 32 or less locations from Empty/Full | 32 |
| 0 | 0 | 1 | 1 | 64 or less locations from Empty/Full | 64 |
| 0 | 1 | 0 | 0 | 128 or less locations from Empty/Full | 128 |
| 0 | 1 | 0 | 1 | 256 or less locations from Empty/Full (default) | 256 |
| 0 | 1 | 1 | 0 | 512 or less locations from Empty/Full | 512 |
| 0 | 1 | 1 | 1 | 1024 or less locations from Empty/Full | 1024 |
| 1 | 0 | 0 | 0 | 2048 or less locations from Empty/Full | 2048 |
| 1 | 0 | 0 | 1 | 4098 or less locations from Empty/Full ${ }^{[15]}$ | 4098 |
| 1 | 0 | 1 | 0 | 8192 or less locations from Empty/Full ${ }^{[16]}$ | 8192 |

14. Almost flags default to 256 locations from Empty/Full.
15. Only for CY7C472 and CY7C474.
16. Only for CY7C470.

Typical AC and DC Characteristics




Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Name | Oparating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C470-15JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C470-15PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C470-15JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C470-20DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C470-20LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
|  | CY7C470-25JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C470-25PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C470-25JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C470-25DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C470-25LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
|  | CY7C470-40JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C470-40PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C470-40JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C470-40DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C470-40LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |


| $\begin{gathered} \hline \text { Speed } \\ \text { (ns) } \end{gathered}$ | Ordering Code | Package Name | Package Type | $\begin{aligned} & \text { Operating } \\ & \text { Range } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C472-15JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C472-15PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C472-15JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
| 20 | CY7C472-20DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C472-20LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
| 25 | CY7C472-25JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C472-25PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C472-25JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C472-25DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C472-25LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
| 40 | CY7C472-40JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C472-40PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C472-40JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C472-40DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C472-40LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |

Ordering Information (continued)

| Speed <br> (ns) | Ordering Code | Package <br> Name | Oparating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C474-15JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C474-15PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C474-15JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C474-20DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C474-20LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
|  | CY7C474-25JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C474-25PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C474-25JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C474-25DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C474-25LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |
|  | CY7C474-40JC | J65 | 32-Lead Plastic Leaded Chip Carrier | Commercial |
|  | CY7C474-40PC | P15 | 28-Lead (600-Mil) Molded DIP |  |
|  | CY7C474-40JI | J65 | 32-Lead Plastic Leaded Chip Carrier | Industrial |
|  | CY7C474-40DMB | D43 | 28-Lead (600-Mil) Sidebraze CerDIP | Military |
|  | CY7C474-40LMB | L55 | 32-Pin Rectangular Leadless Chip Carrier |  |

## MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

| Parameter | Subgroups |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ Max. | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OS}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

## Switching Characteristics

| Parameter | Subgroups |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{CY}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{A}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RV}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{PW}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{LZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{DVR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HZR}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HWZ}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{SD}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {EFD }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {HFD }}$ | $9,10,11$ |
| $\mathrm{t}_{\text {AFED }}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{RAE}}$ | $9,10,11$ |
| $\mathrm{t}_{\text {WAF }}$ | $9,10,11$ |

Document \#: 38-00142-H

## Package Diagrams



32-Lead Plastic Leaded Chip Carrier

$$
\text { IIMENSIUNS IN INCHES } \frac{\text { MIN. }}{\text { MAX. }}
$$



## Package Diagrams

## 28-Lead (600-Mil) Molded DIP P15



