

DM74ALS533 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the ALS533 are transparent D-type latches. While the enable (G) is high the Q outputs will follow the complement of the data (D) inputs. When the enable is taken low the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly

Connection Diagram

TL/F/6222-1

Order Number DM74ALS533WM or DM74ALS533N See NS Package Number M20B or N20A

Absolute Maximum Ratings

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V

Operating Free Air Temperature Range

DM74ALS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Typical θ_{JA}

N Package 57.0°C/W M Package 76.0°C/W Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
v _{cc}	Supply Voltage	4.5	5	5.5	٧
VIH	High Level Input Voltage	2			٧
V _{IL}	Low Level Input Voltage			0.8	٧
ЮН	High Level Output Current			-2.6	mA
loL	Low Level Output Current			24	mA
t _W	Width of Enable Pulse, High or Low	15			ns
tsu	Data Setup Time	15↓			ns
tн	Data Hold Time	7↓			ns
TA	Free Air Operating Temperature	0		70	ç

The (1) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	$V_{CC} = 4.5V$ $I_{OH} = -2.6 \text{ mA}$		2.4	3.3		v
	Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$	I _{OH} = -400 μA	V _{CC} – 2			٧
VoL	Low Level Output	V _{CC} = 4.5V	I _{OL} = 12 mA		0.25	0.4	٧
	Voltage		I _{OL} = 24 mA		0.35	0.5	V
l _l	Input Current @ Max. Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V				0.1	mA
l _{iH}	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μА
IIL	Low Level Input Current	V _{CC} = 5.5V, V _{IL} = 0.4V				-0.1	mA
lo	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
^l OZH	Off-State Output Current High Level Voltage Applied	V _{CC} = 5.5V V _O = 2.7V				20	μА
lozL	Off-State Output Current Low Level Voltage Applied	$V_{CC} = 5.5V$ $V_{O} = 0.4V$				-20	μА
lcc	Supply Current	V _{CC} = 5.5V Outputs Open	Outputs High		10	17	mA
			Outputs Low		17	26	mA
			Outputs Disabled		18.5	28	mA

Switching Characteristics over recommended operating free air temperature range (Note 1).

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Data	Any Q	4	19	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Data	Any Q	4	13	ns
^t PLH	Propagation Delay Time Low to High Level Output		Enable	Any Q	5	23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	4	18	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	4	17	ns
t _{PZL}	Output Enable Time to Low Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	3	16	ns

Note 1: See Section 5 for test waveforms and output load.

Function Table


Output Control	Enable G	D	Output Q
L	H	H	L
L	н	L	' н '
L	L	X	₫o
Н	x	X	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

 $[\]overline{Q}_0$ = Previous Condition of \overline{Q}

Logic Diagram



TL/F/6222-2

9

-- 1

Ī