HD74LVC16373A

16-bit D-type Transparent Latches with 3-state Outputs

REJ03D0366–0400Z
(Previous ADE-205-121B (Z))
Rev.4.00
Jul. 29, 2004

Description

The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input ($1\overline{G}$, $2\overline{G}$), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- V_{CC} = 2.0 V to 5.5 V
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_{OUT} (Max.) = 5.5 V (@V_{CC} = 0 V or output off state)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@V_{CC} = 3.3 V, Ta = 25°C)
- High output current ±24 mA (@V_{CC} = 3.0 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LVC16373ATEL	TSSOP–48 pin	TTP–48DBV	T	EL (1,000 pcs/reel)

Function Table

Inputs			
$\overline{G}$	LE	D	Output Q
H	X	X	Z
L	H	L	L
L	H	H	H
L	L	X	Q_0

H: High level
L: Low level
X: Immaterial
Z: High impedance
Q_0: Level of Q before the indicated steady input conditions were established.

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	–0.5 to 6.0	V	
Input diode current	I_{IK}	–50	mA	V_I = –0.5 V
Input voltage	V_I	–0.5 to 6.0	V	
Output diode current	I_{OK}	–50	mA	V_O = –0.5 V
		50		V_O = V_{CC}+0.5 V
Output voltage	V_O	–0.5 to V_{CC} +0.5	V	Output "H" or "L"
		–0.5 to 6.0		Output "Z" or V_{CC}:OFF
Output current	I_O	±50	mA	
V_{CC}, GND current / pin	I_{CC} or I_{GND}	100	mA	
Storage temperature	Tstg	–65 to +150	°C	

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	1.5 to 5.5	V	Data hold
		2.0 to 5.5		At operation
Input / output voltage	V_I	0 to 5.5	V	$\overline{G}$, LE, D
	V_O	0 to V_{CC}	V	Output "H" or "L"
		0 to 5.5		Output "Z" or V_{CC}:OFF
Operating temperature	Ta	–40 to 85	°C	
Output current	I_{OH}	–12	mA	V_{CC} = 2.7 V
		–24[*2]		V_{CC} = 3.0 V to 5.5 V
	I_{OL}	12	mA	V_{CC} = 2.7 V
		24[*2]		V_{CC} = 3.0 V to 5.5 V
Input rise / fall time [*1]	t_r, t_f	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
2. Duty cycle ≤ 50%

Electrical Characteristics

Item	Symbol	V_{CC} (V)	Ta = –40 to 85°C Min	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.7 to 3.6	2.0	—	V	
		4.5 to 5.5	V_{CC}×0.7	—		
	V_{IL}	2.7 to 3.6	—	0.8	V	
		4.5 to 5.5	—	V_{CC}×0.3		
Output voltage	V_{OH}	2.7 to 5.5	V_{CC}–0.2	—	V	I_{OH} = –100 µA
		2.7	2.2	—		I_{OH} = –12 mA
		3.0	2.4	—		
		3.0	2.2	—		I_{OH} = –24 mA
		4.5	3.8	—		
	V_{OL}	2.7 to 5.5	—	0.2	V	I_{OL} = 100 µA
		2.7	—	0.4		I_{OL} = 12 mA
		3.0	—	0.55		I_{OL} = 24 mA
		4.5	—	0.55		
Input current	I_{IN}	0 to 5.5	—	±5.0	µA	V_{IN} = 5.5 V or GND
Off state output current	I_{OZ}	2.7 to 5.5	—	±5.0	µA	V_{IN} = V_{CC}, GND V_{OUT} = 5.5 V or GND
Output leak current	I_{OFF}	0	—	20	µA	V_{IN} / V_{OUT} = 5.5 V
Quiescent supply current	I_{CC}	2.7 to 3.6	—	±20	µA	V_{IN} / V_{OUT} = 3.6 to 5.5 V
		2.7 to 5.5	—	20		V_{IN} = V_{CC} or GND
	ΔI_{CC}	3.0 to 3.6	—	500	µA	V_{IN} = one input at (V_{CC}–0.6)V, other inputs at V_{CC} or GND

Switching Characteristics

Item	Symbol	V_{CC} (V)	Ta = –40 to 85°C			Unit	From (Input)	To (Output)
			Min	Typ	Max			
Propagation delay time	t_{PLH}	2.7	—	—	7.7	ns	D	Q
	t_{PHL}	3.3±0.3	1.5	—	7.0			
		5.0±0.5	—	—	5.5			
	t_{PLH}	2.7	—	—	8.0	ns	LE	Q
	t_{PHL}	3.3±0.3	2.0	—	7.0			
		5.0±0.5	—	—	5.5			
Output enable time	t_{ZH}	2.7	—	—	8.0	ns	$\overline{G}$	$\overline{Q}$
	t_{ZL}	3.3±0.3	1.5	—	7.0			
		5.0±0.5	—	—	6.0			
Output disable time	t_{HZ}	2.7	—	—	8.0	ns	$\overline{G}$	$\overline{Q}$
	t_{LZ}	3.3±0.3	1.5	—	7.0			
		5.0±0.5	—	—	6.0			
Setup time	t_{su}	2.7	2.0	—	—	ns		
		3.3±0.3	2.0	—	—			
		5.0±0.5	2.0	—	—			
Hold time	t_h	2.7	1.5	—	—	ns		
		3.3±0.3	1.5	—	—			
		5.0±0.5	1.5	—	—			
Pulse width	t_w	2.7	3.0	—	—	ns		
		3.3±0.3	3.0	—	—			
		5.0±0.5	3.0	—	—			
Between output pins skew [*1]	t_{OSLH}	2.7	—	—	—	ns		
	t_{OSHL}	3.3±0.3	—	—	1.0			
		5.0±0.5	—	—	1.0			
Input capacitance	C_{IN}	2.7	—	3.0	—	pF		
Output capacitance	C_O	2.7	—	15.0	—	pF		

Note: 1. This parameter is characterized but not tested.

$tos_{LH} = | t_{PLHm} - t_{PLHn} |$, $tos_{HL} = | t_{PHLm} - t_{PHLn} |$

Test Circuit



Symbol	S1	
	Vcc=2.7V, 3.3±0.3V	Vcc=5.0±0.5V
t_{PLH} / t_{PHL}	OPEN	OPEN
t_{su} / t_h / t_w		
t_{ZH} / t_{HZ}	GND	GND
t_{ZL} / t_{LZ}	6 V	2×Vcc

Note: 1. C_L includes probe and jig capacitance.

Waveforms – 1



Waveforms – 2



Waveforms – 3



Notes: 1. t_r = 2.5 ns, t_f = 2.5 ns
2. Input waveform : PRR = 10 MHz, duty cycle 50%

Waveforms – 4



TEST	Vcc=2.7V, 3.3±0.3V	Vcc=5.0±0.5V
V_{IH}	2.7 V	Vcc
V_{ref}	1.5 V	50%Vcc
V_{OH1}	3 V	Vcc
V_{OL1}	GND	GND

Notes:
1. t_r = 2.5 ns, t_f = 2.5 ns
2. Input waveform : PRR = 10 MHz, duty cycle 50%
3. Waveform – A shows input conditions such that the output is "L" level when enable by the output control.
4. Waveform – B shows input conditions such that the output is "H" level when enable by the output control.

Package Dimensions

As of January, 2002

Unit: mm



Package Code	TTP–48DBV
JEDEC	—
JEITA	—
Mass (reference value)	0.20 g

*Pd plating

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Colophon .1.0