

## BCD RATE MULTIPLIER

The HEF4527B is a BCD rate multiplier with two buffered rate outputs ( $O_1$  and  $\bar{O}_1$ ), two buffered terminal count outputs (TC and  $\bar{TC}$ ), four BCD rate select inputs ( $S_A, S_B, S_C, S_D$ ), a common clock input (CP), a preset input (PL), an overriding asynchronous clear input (CL), a strobe input (STR), a cascade input (CAS) and an active LOW count enable input ( $\bar{CE}$ ).

The BCD rate multiplier provides an output pulse rate based upon the BCD input number. For example, if 6 is the BCD number, there will be six output pulses for every ten clock input pulses. The output is clocked on the negative-going transition of the clock.

When  $\bar{CE}$ , STR, CAS, CL and PL are LOW, the rate pulses are available at the outputs  $O_1$  and  $\bar{O}_1$ , the terminal count pulses at TC and  $\bar{TC}$ .

A HIGH on CL resets the counter, independent of all other input conditions and a rate of 10 pulses is available at  $O_1$  and  $\bar{O}_1$  when  $S_D$  is HIGH. When  $\bar{CE}$  is HIGH, the counter is disabled, the state of the outputs ( $O_1, \bar{O}_1$ ) depend on the content of the counter.

A HIGH on PL sets the counter in the '9' state and TC becomes HIGH.

A HIGH on STR inhibits the outputs  $O_1$  and  $\bar{O}_1$ . A HIGH on CAS forces the output  $O_1$  to HIGH, while the state of  $\bar{O}_1$  depends on the inputs  $S_A$  to  $S_D$  (see lines 1 to 16 of function table).

This device may be used to perform arithmetic operations. For the add mode and multiply mode see Figs 5 and 6.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.





Fig. 1 Functional diagram.

FAMILY DATA

$I_{DD}$  LIMITS category MSI

} see Family Specifications

HEF4527B  
MSI




HEF4527BP(N): 16-lead DIL; plastic (SOT38-1)  
 HEF4527BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)  
 HEF4527BT(D): 16-lead SO; plastic (SOT109-1)  
 ( ): Package Designator North America

Fig. 2 Pinning diagram.

**PINNING**

CP            clock input  
 PL            preset to '9' input  
 CL            counter clear input  
 $\overline{CE}$           count enable input (active LOW)  
 STR          strobe input  
 CAS          cascade input  
 S<sub>A</sub> to S<sub>D</sub>    rate select inputs  
 O<sub>1</sub> to  $\overline{O}_1$     rate outputs  
 TC            terminal count output (active HIGH)  
 $\overline{TC}$           terminal count output (active LOW)



7284388.1

Fig. 3 Logic diagram.

# HEF4527B

MSI

FUNCTION TABLE

inputs										outputs				mode of operation
number of pulses or logic level										number of pulses or logic level				
S <sub>D</sub>	S <sub>C</sub>	S <sub>B</sub>	S <sub>A</sub>	CP	$\overline{CE}$	STR	CAS	CL	PL	O <sub>1</sub>	$\overline{O}_1$	$\overline{TC}$	TC	
L	L	L	L	10	L	L	L	L	L	L	H	1	1	rate pulses at the outputs depend on the BCD input number at S <sub>A</sub> to S <sub>D</sub>
L	L	L	H	10	L	L	L	L	L	1	1	1	1	
L	L	H	L	10	L	L	L	L	L	2	2	1	1	
L	L	H	H	10	L	L	L	L	L	3	3	1	1	
L	H	L	L	10	L	L	L	L	L	4	4	1	1	
L	H	L	H	10	L	L	L	L	L	5	5	1	1	
L	H	H	L	10	L	L	L	L	L	6	6	1	1	
L	H	H	H	10	L	L	L	L	L	7	7	1	1	
H	L	L	L	10	L	L	L	L	L	8	8	1	1	
H	L	L	H	10	L	L	L	L	L	9	9	1	1	
H	L	H	L	10	L	L	L	L	L	8	8	1	1	
H	L	H	H	10	L	L	L	L	L	9	9	1	1	
H	H	L	L	10	L	L	L	L	L	8	8	1	1	
H	H	L	H	10	L	L	L	L	L	9	9	1	1	
H	H	H	L	10	L	L	L	L	L	8	8	1	1	
H	H	H	H	10	L	L	L	L	L	9	9	1	1	
X	X	X	X	X	H	L	L	L	L	▲	▲	H	▲	$\overline{CE}$ = H; counter disabled outputs O <sub>1</sub> and O <sub>2</sub> disabled output O <sub>1</sub> disabled CL = H counter reset PL = H; preset to '9'
X	X	X	X	10	L	H	L	L	L	L	H	1	1	
X	X	X	X	10	L	L	H	L	L	H	*	1	1	
H	X	X	X	10	L	L	L	H	X	10	10	H	L	
L	X	X	X	X	L	L	L	H	X	L	H	H	L	
X	X	X	X	X	L	L	L	L	H	L	H	L	H	

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

\* Same output as the first 16 lines of this function table (depends on the values of S<sub>A</sub> to S<sub>D</sub>).

▲ Depends on internal state of the counter.

A.C. CHARACTERISTICS  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ .

parameter	$V_{DD}$ V	symbol	min.	typ.	max.	unit	typical extrapolation formula
Propagation delays CP $\rightarrow$ $O_1, \bar{O}_1$ HIGH to LOW	5	tPHL		130	260	ns	$103\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		50	100	ns	$39\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		35	70	ns	$27\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		130	260	ns	$103\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		50	100	ns	$39\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		35	70	ns	$27\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CP $\rightarrow$ TC HIGH to LOW	5	tPHL		175	350	ns	$148\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		160	320	ns	$133\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CP $\rightarrow$ $\bar{TC}$ HIGH to LOW	5	tPHL		175	350	ns	$148\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	100	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		150	300	ns	$123\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		60	120	ns	$49\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CAS $\rightarrow$ $O_1$ HIGH to LOW	5	tPHL		90	180	ns	$63\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		35	70	ns	$24\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		70	140	ns	$43\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		30	60	ns	$19\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$	
STR $\rightarrow$ $O_1, \bar{O}_1$ HIGH to LOW	5	tPHL		100	200	ns	$73\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		40	80	ns	$29\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		30	60	ns	$22\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		85	170	ns	$58\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		35	70	ns	$24\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$	
$\bar{CE}$ $\rightarrow$ $\bar{TC}$ HIGH to LOW	5	tPHL		95	190	ns	$68\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		35	70	ns	$24\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	tPLH		65	130	ns	$38\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		30	60	ns	$19\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		20	40	ns	$12\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CL $\rightarrow$ $O_1$ HIGH to LOW	5	tPHL		145	290	ns	$118\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		55	110	ns	$44\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		40	80	ns	$32\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CL $\rightarrow$ $\bar{O}_1$ LOW to HIGH	5	tPLH		145	290	ns	$118\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		55	110	ns	$44\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		40	80	ns	$32\text{ ns} + (0,16\text{ ns/pF}) C_L$	

# HEF4527B

MSI

## A.C. CHARACTERISTICS (continued)

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ .

parameter	$V_{DD}$ V	symbol	min.	typ.	max.	unit	typical extrapolation formula
Propagation delays PL $\rightarrow$ $O_1, \bar{O}_1$ HIGH to LOW	5	tPHL		260	520	ns	233 ns + (0,55 ns/pF) $C_L$
	10		100	200	ns	89 ns + (0,23 ns/pF) $C_L$	
	15		70	140	ns	62 ns + (0,16 ns/pF) $C_L$	
LOW to HIGH	5	tPLH		235	470	ns	208 ns + (0,55 ns/pF) $C_L$
	10		90	180	ns	79 ns + (0,23 ns/pF) $C_L$	
	15		50	100	ns	42 ns + (0,16 ns/pF) $C_L$	
Minimum clock pulse width HIGH	5	tWCPH		45	90	ns	
	10		18	36	ns		
	15		12	24	ns		
Minimum CL pulse width; HIGH	5	tWCLH		20	40	ns	
	10		12	24	ns		
	15		10	20	ns		
Minimum PL pulse width; HIGH	5	tWPLH		50	100	ns	
	10		20	40	ns		
	15		15	30	ns		
Set-up times $\bar{C}E \rightarrow CP$	5	t <sub>su</sub>	30	15		ns	
	10		20	10		ns	
	15		12	5		ns	
Recovery times CL $\rightarrow$ CP	5	tRCL	20	10		ns	
	10		16	8		ns	
	15		10	5		ns	
PL $\rightarrow$ CP	5	tRPL	80	40		ns	
	10		36	18		ns	
	15		25	10		ns	
Maximum clock pulse frequency	5	f <sub>max</sub>	4,5	9		MHz	
	10		11	22		MHz	
	15		16	32		MHz	

## A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; input transition times  $\leq 20\text{ ns}$

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V <sub>DD</sub> = supply voltage (V)
Dynamic power dissipation per package (P)	5	1 050 f <sub>i</sub> + $\Sigma(f_o C_L) \times V_{DD}^2$	
	10	4 500 f <sub>i</sub> + $\Sigma(f_o C_L) \times V_{DD}^2$	
	15	10 500 f <sub>i</sub> + $\Sigma(f_o C_L) \times V_{DD}^2$	




Fig. 4 Timing diagram.

APPLICATION INFORMATION

Add mode




Fig. 5 Two HEF4527B cascaded in the add mode.

Output rate =  $10^n (0,1 \text{ BCD}_1 + 0,01 \text{ BCD}_2 + 0,01 \text{ BCD}_3 + \dots)$ , in where  $n$  = number of cascaded RMs. Example: RM1 preset to 9 and RM2 preset to 4, output rate is  $10^2 (0,1 \times 9 \times 0,01 \times 4) = 94$ .

Multiply mode




Fig. 6 Two HEF4527B cascaded in the multiply mode.

Output rate =  $10^n (0,1 \text{ BCD}_1 \times 0,1 \text{ BCD}_2 \times 0,1 \text{ BCD}_3 \times \dots)$ , in where  $n$  = number of cascaded RMs. Example: RM1 preset to 9 and RM2 preset to 4, output rate is  $10^2 (0,1 \times 9 \times 0,1 \times 4) = 36$ .