

HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM

IDT7134SA/LA

Features

- High-speed access
 - Military: 25/35/45/55/70ns (max.)
 - Industrial: 55ns (max.)
 - Commercial: 20/25/35/45/55/70ns (max.)
- Low-power operation
 - IDT7134SA
 Active: 700mW (typ.)
 Standby: 5mW (typ.)
 - IDT7134LA
 Active: 700mW (typ.)
 Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 48-pin DIP, LCC, Flatpack and 52-pin PLCC
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT7134 is a high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically operate on only 700mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200μ W from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Functional Block Diagram



2720 drw 01

JUNE 1999

Pin Configurations^(1,2,3)



This package code is used to reference the package diagram
 This text does not indicate orientation of actual part-marking.

IDT7134SA/LA High-Speed 4K x 8 Dual-Port Static SRAM

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
PT ⁽³⁾	Power Dissipation	1.5	1.5	W
Ιουτ	DC Output Current	50	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10 ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc +10%.

3. VTERM = 5.5V.

Capacitance⁽¹⁾ (T_A = +25°C, f = 1.0MHz)

	(/
Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF
				2720 tbl 02

NOTES:

 This parameter is determined by device characterization but is not production tested.

 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

Military, Industrial and Commercial Temperature Ranges

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			2720 tbl 03

NOTES:

2720 tbl 01

1. This is the parameter TA.

Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	_	6.0(2)	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTES:

1. VIL (min.) \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5V ± 10%)

			7134SA		713		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, V_{IN} = 0V to Vcc	—	10		5	μA
llo	Output Leakage Current	\overline{CE} - VIH, VOUT = 0V to VCC	—	10		5	μA
Vol	Output Low Voltage	Iol = 6mA	—	0.4	_	0.4	V
		Iol = 8mA	—	0.5	-	0.5	V
Vон	Output High Voltage	Іон = -4mA	2.4		2.4	_	V

NOTES:

1. At Vcc ≤ 2.0V input leakages are undefined.

2720 tbl 05

2720 tbl 04

Military, Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2,4) (Vcc = 5.0V ± 10%)

						4X20 I Only	Con	4X25 n'I & itary	Con	IX35 n'I& tary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CE = V _{IL} Outputs Open f= fmAx ⁰⁾	COM'L	SA LA	170 170	280 240	160 160	280 220	150 150	260 210	mA
		T = IMAX''	MIL & IND	SA LA		-	160 160	310 260	150 150	300 250	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L$ and $\overline{CE}R = VIH$ f = fMAX ⁽³⁾	COM'L	SA LA	25 25	100 80	25 25	80 50	25 25	75 45	mA
	Level inpuis)		MIL & IND	SA LA			25 25	100 80	25 25	75 55	
ISB2	Standby Current (One Port - TTL Level Inputs)	ĒΈra" = Vi∟ and ĒĒr _B " = V⊮ Active Port Outputs Open, f≖fi∧ax ³⁰	COM'L	SA LA	105 105	180 150	95 95	180 140	85 85	170 130	mA
	Level inpuis)	T=IMAX"'	MIL & IND	SA LA			95 95	210 170	85 85	200 160	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ponts CE⊥ and CER ≥ Vcc - 0.2V Viv > Vcc - 0.2V or	COM'L	SA LA	1.0 0.2	15 4.5	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
		$V_{IN} \le 0.2V, f = 0^{(3)}$	MIL & IND	SA LA			1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	One Port \overline{CE}_{A^*} or $\overline{CE}_{B^*} \ge V_{CC} - 0.2V$ $W \ge N_{CC} - 0.2V$	COM'L	SA LA	105 105	170 130	95 95	170 120	85 85	160 110	mA
	CMOS Level Inputs)	$ \begin{array}{l} V \mathbb{N} \geq Vcc - 0.2V \text{ or } V \mathbb{N} \leq 0.2V \\ \text{Active Port Outputs Open,} \\ f = f_{MAX}^{(0)} \end{array} $	MIL & IND	SA LA			95 95	210 150	85 85	190 130	

2720 tbl 06a

					7134X45 Com'l & Military		7134X55 Com'l, Ind & Military		7134X70 Com'l & Military		
Symbol	Parameter	Test Condition	Vers	ion	Тур.	Мах.	Тур.	Мах.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fMax ⁽⁶⁾	COM'L	SA LA	140 140	240 200	140 140	240 200	140 140	240 200	mA
	(BOTI FOILS ACTIVE)	1 = 1MAX**	MIL & IND	SA LA	140 140	280 240	140 140	270 220	140 140	270 220	
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L$ and $\overline{CE}R = V_{IH}$ f = fmax ⁽³⁾	COM'L	SA LA	25 25	70 40	25 25	70 40	25 25	70 40	mA
	Level Inputs)	MIL & IND	SA LA	25 25	70 50	25 25	70 50	25 25	70 50		
ISB2	Standby Current (One Port - TTL	Active Port Outputs Open,	COM'L	SA LA	75 75	160 130	75 75	160 130	75 75	160 130	mA
	Level Inputs)	f=fMAX ⁽³⁾	MIL & IND	SA LA	75 75	190 150	75 75	180 150	75 75	180 150	
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CE}_{L} and $\overline{CER} \ge Vcc - 0.2V$	COM'L	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
	$ \begin{array}{lll} \mbox{CMOS Level Inputs}) & \mbox{V}_{IN} \geq \mbox{V}_{CC} - 0.2 \mbox{V or} \\ \mbox{V}_{IN} \leq 0.2 \mbox{V}, \mbox{ f = 0}^{(3)} \end{array} $		MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port -	One Port \overline{CE}_{A^*} or $\overline{CE}_{B^*} \ge V_{CC} - 0.2V$	COM'L	SA LA	75 75	150 100	75 75	150 100	75 75	150 100	mA
	CMOS Level Inputs)	evel Inputs) $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL & IND	SA LA	75 75	180 120	75 75	170 120	75 75	170 120	
	1					l	l	1	l	27	20 tbl 06

NOTES:

1. 'X' in part number indicates power rating (SA or LA).

2. Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.

3. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.

4. Industrial temperature: for other speeds, packages and powers contact your sales office.

Data Retention Characteristics Over All Temperature Ranges (LA Version Only) VLc = 0.2V, VHc = Vcc - 0.2V

Symbol	Parameter	Test Cond	ition	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	Vcc for Data Retention	Vcc = 2V	Vcc = 2V			_	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL. & IND.	_	100	4000	μA
		$V_{IN} \ge V_{HC} \text{ or } \le V_{LC}$	COM'L.	_	100	1500	1
tCDR ⁽³⁾	Chip Deselect to Data Retention Time			0	_	_	ns
fR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_	—	ns
	•	•		•	•	2	720 tbl 0

NOTES:

1. Vcc = 2V, TA = +25°C, and are not production tested.

2. tRc = Read Cycle Time.

3. This parameter is guaranteed by device characterization, but not production tested.

Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2720 tbl 08



Figure 1. AC Output Test Load



Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(3,4)

		7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE		-		•		-	-	-	
tRC	Read Cycle Time	20		25		35	—	ns	
tAA	Address Access Time	-	20	-	25		35	ns	
tACE	Chip Enable Access Time	_	20		25		35	ns	
taoe	Output Enable Access Time	_	15	—	15		20	ns	
tOH	Output Hold from Address Change	0		0	_	0	—	ns	
tLZ	Output Low-Z Time (1,2)	0		0	_	0	—	ns	
tнz	Output High-Z Time ^(1,2)	_	15	—	15		20	ns	
teu	Chip Enable to Power Up Time (2)	0		0		0	—	ns	
tPD	Chip Disable to Power Down Time ⁽²⁾	_	20		25		35	ns	

2720 tbl 09a

2720 tbl 09b

		7134X45 7134X55 Com'l & Com'l, Ind Military & Military		7134X70 Com'l & Military				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	45		55		70	-	ns
tAA	Address Access Time		45		55		70	ns
TACE	Chip Enable Access Time		45		55		70	ns
tAOE	Output Enable Access Time		25		30		40	ns
toн	Output Hold from Address Change	0	_	0		0	-	ns
tLz	Output Low-Z Time (1,2)	5		5	_	5	-	ns
tнz	Output High-Z Time (1,2)		20		25		30	ns
t₽U	Chip Enable to Power Up Time (2)	0		0		0		ns
tPD	Chip Disable to Power Down Time (2)		45	_	50	_	50	ns

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. 'X' in part number indicates power rating (SA or LA).

4. Industrial temperature: for other speeds, packages and powers contact your sales office.



Timing Waveform of Read Cycle No. 2, Either Side^(1,3)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
- 2. Timing depends on which signal is de-asserted first, \overline{OE} or \overline{CE} .
- 3. R/W = VIH.
- 4. Start of valid data depends on which timing becomes effective, tAOE, tACE or tAA
- 5. taa for RAM Address Access and tsaa for Semaphore Address Access.

2720 tbl 10b

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(5,7)

			7134X20 Com'l Only		4X25 n'I& itary	Con	4X35 n'l & itary		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CYCL	E							-	
twc	Write Cycle Time	20		25		35		ns	
tew	Chip Enable to End-of-Write	15		20		30		ns	
taw	Address Valid to End-of-Write	15		20		30	—	ns	
tas	Address Set-up Time	0		0		0	—	ns	
twp	Write Pulse Width	15		20		25	-	ns	
twr	Write Recovery Time	0		0		0	—	ns	
tow	Data Valid to End-of-Write	15		15		20		ns	
tнz	Output High-Z Time ^(1,2)		15		15		20	ns	
ťDH	Data Hold Time ⁽³⁾	0		0		3	—	ns	
twz	Write Enable to Output in High-Z ^(1,2)		15		15		20	ns	
tow	Output Active from End-of-Write ^(1,2,3)	3		3		3	—	ns	
twdd	Write Pulse to Data Delay ⁽⁴⁾		40		50		60	ns	
tDDD	Write Data Valid to Read Data Delay ^(4,6)		30		30		35	ns	

7134X45 7134X55 7134X70 Com'l & Com'l, Ind & Military Com'l & Military Military Symbol Parameter Min. Max. Min. Max. Min. Max. Unit WRITE CYCLE twc Write Cycle Time 45 55 70 ns Chip Enable to End-of-Write 40 50 60 t∈w ns Address Valid to End-of-Write 40 50 60 tAW ns tas Address Set-up Time 0 0 0 ns twp Write Pulse Width 40 50 60 ns _ twr Write Recovery Time 0 0 0 ns tow Data Valid to End-of-Write 20 25 30 ns Output High-Z Time^(1,2) 25 tHZ 20 30 ns Data Hold Time⁽³⁾ ťDН 3 3 3 ns twz Write Enable to Output in High-Z^(1,2) 20 25 30 ns Output Active from End-of-Write^(1,2,3) tow 3 3 3 ns Write Pulse to Data Delay(4) 70 80 twdd 90 ns Write Data Valid to Read Data Delay^(4,6) 55 todd 45 70 ns

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".

5. 'X' in part number indicates power rating (SA or LA).

6. tDDD = 35ns for military temperature range.

7. Industrial temperature: for other speeds, packages and powers contact your sales office.

8

IDT7134SA/LA High-Speed 4K x 8 Dual-Port Static SRAM

Timing Waveform of Write with Port-to-Port Read^(1,2,3)



NOTES:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.

2. $\overline{CE}L = \overline{CE}R = VIL. \overline{OE}"B" = VIL.$

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)



NOTES:

- 1. $R\overline{W}$ or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} =ViL and R/W = ViL.
- 3. twR is measured from the earlier of \overline{CE} or R/W going to VIH to the end-of-write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- If OE = VIL during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

Timing Waveform of Write Cycle No. 2, CE Controlled Timing^(1,4)



NOTES:

- 1. R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} =VIL and R/W = VIL.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going HIGH to the end-of-write cycle.
- 4. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 5. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.

Functional Description

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

Truth Table I – Read/Write Control

Left or Right Port ⁽¹⁾				
R/W	Ē	ŌĒ	D0-7	Function
Х	Η	Х	Z	Port Deselected and in Power-Down Mode, IsB2 or ISB4
Х	Η	Х	Z	CER = CEL = H, Power Down Mode IsB1 or IsB3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	High impedance outputs
			-	2720 tbl 11

NOTE:

1. AOL - A11L \neq AOR - A11R

"H" = VIH, "L" = VIL, "X" = Don't Care, and "Z" = High Impedance

Ordering Information



NOTE:

1. Industrial temperature is available for PLCC packages in standard power. For other speeds, packages and powers contact your sales office.

Datasheet Document History

 3/25/99 Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Pages 2 Added additional notes to pin configurations
 6/9/99: Changed drawing format



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-5166 fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.