## $I^{2} C$ Bus, 256 Taps, 5 Bytes General Purpose Memory, Low Noise, Low Power

The ISL95811 integrates a digitally controlled potentiometer (XDCP) and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wiper is controlled by the user through the $I^{2} \mathrm{C}$ bus interface. The potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR), that can be directly written to and read by the user. The content of the WR controls the position of the wiper. At power-up the device recalls the contents of the DCP's IVR to the WR.

The DCP can be used as three-terminal potentiometer or as two-terminal variable resistor in a wide variety of applications including control, parameter adjustments and signal processing.

## Pinouts



## Features

- 256 Resistor Taps - 0.4\% Resolution
- $1^{2}$ C Serial Interface
- 5 General Purpose Non-Volatile Bytes
- Non-volatile Storage of Wiper Position
- Write Protection
- Wiper Resistance: $70 \Omega$ Typical @ $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$
- Standby Current $10 \mu \mathrm{~A}$ Max
- Power Supply: 2.7 V to 5.5 V
- $50 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$ Total Resistance
- High Reliability
- Endurance: 1,000,000 Data Changes per Bit per Register
- Register Data Retention: 50 Years @ $\mathrm{T} \leq+55^{\circ} \mathrm{C}$
- 8 Ld MSOP and 8 Ld TDFN Packaging
- Pb-Free (RoHS compliant)


## Ordering Information

| PART NUMBER (Note) | PART MARKING | $R_{\text {TOTAL }}$ (k $\Omega$ ) | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL95811WFUZ | 5811W | 10 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811WFUZ-T* | 5811W | 10 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811WFUZ-TK* | 5811W | 10 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811WFRTZ | 811W | 10 | -40 to +125 | 8 Ld 3x3 TDFN | L8.3x3A |
| ISL95811WFRTZ-TK* | 811W | 10 | -40 to +125 | 8 Ld 3x3 TDFN | L8.3x3A |
| ISL95811UFUZ | 5811U | 50 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811UFUZ-T* | 5811U | 50 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811UFUZ-TK* | 5811U | 50 | -40 to +125 | 8 Ld MSOP | MDP0043 |
| ISL95811UFRTZ | 811 U | 50 | -40 to +125 | 8 Ld 3x3 TDFN | L8.3x3A |
| ISL95811UFRTZ-TK* | 811U | 50 | -40 to +125 | 8 Ld 3x3 TDFN | L8.3x3A |

*Please refer to TB347 for details on reel specifications
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Block Diagram



## Pin Descriptions

| MSOP <br> PIN NUMBER | TDFN <br> PIN NUMBER | SYMBOL |  |
| :---: | :---: | :---: | :--- |
| 1 | 1 | $\overline{W P}$ | Hardware write protection. Active low. Prevents any "Write" operation of the <br> $I^{2} \mathrm{C}$ interface. |
| 2 | 2 | SCL | $I^{2} \mathrm{C}$ interface input clock |
| 3 | 3 | SDA | Open Drain Serial Data I/O for the I ${ }^{2} \mathrm{C}$ interface |
| 4 | 4 | GND | Ground |
| 5 | 5 | RW | "Wiper" terminal of the DCP |
| 6 | 6 | RL | "Low" terminal of the DCP |
| 7 | 8 | RH | "High" terminal of the DCP |
| 8 |  | VCC $^{\text {EPAD* }}$ | Power supply |
|  | Exposed Die Pad internally connected to GND |  |  |

[^0]| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage at any Digital Interface Pin with respect to GND . . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | -0.3V to +6.0V |
| Voltage at any DCP Pin with respect | $\ldots . \mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| IW (10s) ... | $\pm 6 \mathrm{~mA}$ |
| ESD Rating |  |
| Human Body Model | 3kV |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 8 Ld TDFN (Notes 1, 2). | 52 | 9 |
| 8 Ld MSOP (Note 1) | 160 | N/A |
| Maximum Junction Temperature (Plastic Package). . . . . . . $+150^{\circ} \mathrm{C}$ |  |  |
| Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Latchup (Note 3) . . . . . . . . . . . . . . . . . Class II, Level B @ $+125^{\circ} \mathrm{C}$ |  |  |
| Pb-Free Reflow Profile. . . . . http://www.intersil.com/pbfr | low.asp | e link below |

## Recommended Operating Conditions

Temperature Range (Extended Industrial). . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7V to 5.5 V
Power Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 mW
Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 3.0 \mathrm{~mA}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. For $\theta_{\mathrm{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
3. Jedec Class II pulse conditions and failure criterion used. Level B exceptions is using a max positive pulse of 6.5 V on the $\overline{\mathrm{WP}}$ pin.

## Analog Specifications Over recommended operating conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN (Note 18) | TYP <br> (Note 4) | $\begin{gathered} \text { MAX } \\ \text { (Note 18) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOTAL }}$ | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance | $\mathrm{R}_{\text {TOTAL }}=\left(\mathrm{V}_{\mathrm{RH}}-\mathrm{V}_{\mathrm{RL}}\right) / \mathrm{I}_{\mathrm{DCP}}$ | W option |  | 10 |  | $\mathrm{k} \Omega$ |
|  |  |  | U option |  | 50 |  | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance Tolerance |  |  | -20 |  | +20 | \% |
| RW | Wiper Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} @+25^{\circ} \mathrm{C} \\ & \text { Wiper current }=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }} \end{aligned}$ |  |  | 70 | 200 | $\Omega$ |
| $R_{\text {Wnoise }}$ (Note 16) | Noise Level | Wiper at the middle scale, $1 \mathrm{kHz} 1 \mathrm{~V}_{\mathrm{RMS}}$ input to RH pin |  |  | -110 |  | dBV |
| $\begin{aligned} & \mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}} \\ & \text { (Note 16) } \end{aligned}$ | Potentiometer Capacitance |  |  |  | 10/10/25 |  | pF |
| ${ }_{\text {Lkg DCP }}$ | Leakage on DCP Pins | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |

VOLTAGE DIVIDER MODE (OV @ RL; VCC @ RH; measured at RW, unloaded)

| INL (Note 9) | Integral Non-Linearity | DCP register set between 1 hex and FFhex. Monotonic over all tap positions. W and U options |  | -1 |  | 1 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DNL (Note 8) | Differential Non-Linearity | DCP register set between 1 hex and FF hex. Monotonic over all tap positions | W option | -0.75 |  | 0.75 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  |  | U option | -0.5 |  | 0.5 |  |
| ZSerror (Note 6) | Zero-Scale Error | W option |  | 0 | 1 | 5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  | U option |  | 0 | 0.5 | 2 |  |
| FSerror (Note 7) | Full-Scale Error | W option |  | -5 | -1 | 0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  | U option |  | -2 | -0.5 | 0 |  |
| $\begin{gathered} \text { TC }{ }_{V} \\ \text { (Note 10, 16) } \end{gathered}$ | Ratiometric Temperature Coefficient | DCP Register set to 80 hex |  |  | $\pm 4$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| fCUTOFF <br> (Note 16) | 3dB Cut-Off Frequency | Wiper at the middle scale | W option |  | 1250 |  | kHz |
|  |  |  | U option |  | 250 |  | kHz |

Analog Specifications Over recommended operating conditions unless otherwise stated. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN (Note 18) | TYP <br> (Note 4) | MAX (Note 18) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESISTOR MODE (Measurements between RW and RL with RH not connected, or between RW and RH with RL not connected) |  |  |  |  |  |  |  |
| RINL (Note 14) | Integral Non-Linearity | DCP register set between 1 hex and FF hex. Monotonic over all tap positions. | W option | -3 |  | 3 | MI <br> (Note 11) |
|  |  |  | U option | -1 |  | 1 | MI <br> (Note 11) |
| RDNL (Note 13) | Differential Non-Linearity | DCP register set between 1 hex and FF hex. Monotonic over all tap positions | W option | -0.75 |  | 0.75 | MI <br> (Note 11) |
|  |  |  | U option | -0.5 |  | 0.5 | MI <br> (Note 11) |
| $\mathrm{R}_{\text {offset }}$ (Note 12) | Offset | W option |  | 0 | 1 | 5 | MI <br> (Note 11) |
|  |  | U option |  | 0 | 0.5 | 2 | MI <br> (Note 11) |
| $\begin{gathered} \mathrm{TC}_{\mathrm{R}} \\ \text { (Note } 15,16 \text { ) } \end{gathered}$ | Resistance Temperature Coefficient | DCP register set between 20 hex and FF hex |  |  | $\pm 45$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 18) | $\begin{gathered} \text { TYP } \\ \text { (Note 4) } \end{gathered}$ | $\begin{gathered} \text { MAX } \\ \text { (Note 18) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC1 | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Volatile Write/Read) | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \text { SDA }=\text { Open; (for } \mathrm{I}^{2} \mathrm{C}, \text { Active, }$ <br> Read and Volatile Write States only) |  |  | 100 | $\mu \mathrm{A}$ |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Non-volatile Write) | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{SDA}=$ Open; (for $\mathrm{I}^{2} \mathrm{C}$, Active, Non-volatile Write State only) |  |  | 2 | mA |
| ${ }^{\text {ISB }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 5 | $\mu \mathrm{A}$ |
| 1 LkgDig | Leakage Current, at Pins SDA, SCL, and $\overline{W P}$ Pins | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| ${ }_{\text {t }}^{\text {DCP }}$ | DCP Wiper Response Time | SCL falling edge of last bit of DCP Data Byte to wiper change |  |  | 1 | $\mu \mathrm{s}$ |
| Vpor | Power-On Recall Voltage | Minimum $\mathrm{V}_{\mathrm{CC}}$ at which memory recall occurs | 1.8 |  | 2.6 | V |
| $\mathrm{V}_{\text {CC }}$ Ramp | $\mathrm{V}_{\text {CC }}$ Ramp Rate |  | 0.2 |  |  | V/ms |
| $t_{D}$ | Power-Up Delay | $\mathrm{V}_{\mathrm{CC}}$ above $\mathrm{V}_{\mathrm{POR}}$, to DCP Initial Value Register recall completed, and $\mathrm{I}^{2} \mathrm{C}$ Interface in standby state |  |  | 3 | ms |

## EEPROM SPECIFICATIONS

|  | EEPROM Endurance |  | $1,000,000$ |  | Cycles |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | EEPROM Retention | Temperature $\leq+55^{\circ} \mathrm{C}$ | 50 |  | Years |

## SERIAL INTERFACE SPECIFICATIONS



Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 18) | TYP (Note 4) | $\begin{gathered} \text { MAX } \\ \text { (Note 18) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | SCL Frequency |  |  |  | 400 | kHz |
| ${ }^{\text {I }} \mathrm{N}$ | Pulse Width Suppression Time at SDA and SCL Inputs | Any pulse narrower than the max spec is suppressed. |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | SCL Falling Edge to SDA Output Data Valid | SCL falling edge crossing $30 \%$ of $V_{C C}$, until SDA exits the $30 \%$ to $70 \%$ of $V_{C C}$ window. |  |  | 900 | ns |
| $t_{\text {BUF }}$ | Time the Bus Must be Free Before the Start of a New Transmission | SDA crossing 70\% of $\mathrm{V}_{\mathrm{CC}}$ during a STOP condition, to SDA crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the following START condition. | 1300 |  |  | ns |
| t LOW | Clock LOW Time | Measured at the $30 \%$ of $\mathrm{V}_{\text {CC }}$ crossing. | 1300 |  |  | ns |
| $\mathrm{t}_{\mathrm{HIGH}}$ | Clock HIGH Time | Measured at the $70 \%$ of $\mathrm{V}_{\text {cc }}$ crossing. | 600 |  |  | ns |
| tSU:STA | START Condition Setup Time | SCL rising edge to SDA falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}:}$ STA | START Condition Hold Time | From SDA falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SCL falling edge crossing $70 \%$ of $V_{C C}$. | 600 |  |  | ns |
| ${ }^{\text {t }}$ SU:DAT | Input Data Setup Time | From SDA exiting the $30 \%$ to $70 \%$ of $V_{C C}$ window, to SCL rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}: \text { DAT }}$ | Input Data Hold Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SDA entering the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window. | 0 |  |  | ns |
| tSU:STO | STOP Condition Setup Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$, to SDA rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}: \text { STO }}$ | STOP Condition Hold Time for Read, or Volatile Only Write | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ :STO:NV | STOP Condition Hold Time for NonVolatile Write | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {DH }}$ | Output Data Hold Time | From SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA enters the $30 \%$ to $70 \%$ of $V_{C C}$ window. | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ (Note 16) | SDA and SCL Rise Time | From $30 \%$ to $70 \%$ of $V_{\text {CC }}$ | $\begin{gathered} 20+ \\ 0.1 \text { * } \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| $\mathrm{t}_{\mathrm{F}}$ (Note 16) | SDA and SCL Fall Time | From $70 \%$ to $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1 \text { * } \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| Cb (Note 16) | Capacitive Loading of SDA or SCL | Total on-chip and off-chip | 10 |  | 400 | pF |
| Rpu (Note 16) | SDA and SCL Bus Pull-Up Resistor Off-Chip | Maximum is determined by $t_{R}$ and $t_{F}$. <br> For $\mathrm{Cb}=400 \mathrm{pF}$, max is about $2 \mathrm{k} \Omega \sim 2.5 \mathrm{k} \Omega$. <br> For $\mathrm{Cb}=40 \mathrm{pF}$, max is about $15 \mathrm{k} \Omega \sim 20 \mathrm{k} \Omega$ | 1 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{t}_{\text {WC }}$ (Note 17) | Non-Volatile Write Cycle Time |  |  | 12 | 20 | ms |
| ${ }^{\text {t }}$ SU:WP | $\overline{\mathrm{WP}}$ Setup Time | Before START condition | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}: \mathrm{WP}}$ | $\overline{\mathrm{WP}}$ Hold Time | After STOP condition | 600 |  |  | ns |

## NOTES:

4. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
5. LSB: $\left[V(R W)_{255}-V(R W)_{0}\right] / 255$. $V(R W)_{255}$ and $V(R W)_{0}$ are $V(R W)$ for the $D C P$ register set to $F F$ hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
6. ZS error $=\mathrm{V}(\mathrm{RW})_{0} / \mathrm{LSB}$.
7. FS error $=\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}_{\mathrm{C}}\right] /$ LSB.
8. $\mathrm{DNL}=\left[\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\mathrm{V}(\mathrm{RW})_{\mathrm{i}-1}\right] / \mathrm{LSB}-1$, for $\mathrm{i}=1$ to 255 . i is the DCP register setting.

NOTES: (continued)
9. $\mathrm{INL}=\left[\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\left(\mathrm{i} \cdot \mathrm{LSB}-\mathrm{V}(\mathrm{RW})_{\mathrm{O}}\right)\right] / \mathrm{LSB}$ for $\mathrm{i}=1$ to 255.
10. $\Gamma C_{V}=\frac{\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{+165^{\circ} \mathrm{C}}$ for $\mathrm{i}=16$ to 240 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Max ( ) is the maximum value of the wiper
11. $\mathrm{MI}=\left|\mathrm{R}_{255}-\mathrm{R}_{0}\right| / 255 . \mathrm{R}_{255}$ and $\mathrm{R}_{0}$ are the measured resistances for the DCP register set to FF hex and 00 hex respectively. $R_{\text {offset }}=R_{0} / M I$, when measuring between RW and RL.
12. $R_{\text {offset }}=R_{255} / \mathrm{MI}$, when measuring between $R W$ and $R H$.
13. $R D N L=\left(R_{i}-R_{i-1}\right) / M I$, for $i=16$ to 255.
14. RINL $=\left[R_{i}-(M I \cdot i)-R_{0}\right] / M I$, for $i=16$ to 255 .
15. $\Gamma C_{R}=\frac{[\mathrm{Max}(\mathrm{Ri})-\mathrm{Min}(\mathrm{Ri})]}{[\mathrm{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{+165^{\circ} \mathrm{C}}$ for $\mathrm{i}=32$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. $\operatorname{Max}()$ is the maximum value of the resistance and $\operatorname{Min}()$ is
16. Limits established by characterization and are not production tested.
17. $\mathrm{t}_{\mathrm{WC}}$ is the time from a valid STOP condition at the end of a Write sequence of a $\mathrm{I}^{2} \mathrm{C}$ serial interface Write operation, to the end of the self-timed internal non-volatile write cycle. The Acknowledge Polling method can be used to determine the end of the non-volatile write cycle.
18. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## SDA vs SCL Timing



## WP Pin Timing



## Typical Performance Curves



FIGURE 1. WIPER RESISTANCE vs TAP POSITION $\left[1(R W)=V_{C C} R_{\text {TOTAL }}\right]$ FOR $10 k \Omega(W)$


FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$ (W)


FIGURE 5. RDNL vs TAP POSITION IN RHEOSTAT MODE FOR 10k $\Omega$ (W)


FIGURE 2. STANDBY $I_{C C}$ vs $V_{C C}$


FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$ (W)


FIGURE 6. RINL vs TAP POSITION IN RHEOSTAT MODE FOR $10 \mathrm{k} \Omega(\mathrm{W})$

Typical Performance Curves (Continued)


FIGURE 7. ZSerror vs TEMPERATURE


FIGURE 9. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 50k $\Omega$ (U)


FIGURE 11. RDNL vs TAP POSITION IN RHEOSTAT MODE FOR 50k $\Omega$ (U)


FIGURE 8. FSerror vs TEMPERATURE


FIGURE 10. INL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega(\mathrm{U})$


FIGURE 12. RINL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega$ (U)

## Typical Performance Curves (Continued)



FIGURE 13. TCr FOR RHEOSTAT MODE 10k (W) IN ppm


FIGURE 15. END-TO-END RTOTAL \% CHANGE vs TEMPERATURE, 10k (W)

## Pin Description

## Potentiometers Pins

## RH AND RL

The high ( RH ) and low ( RL ) terminals of the ISL95811 are equivalent to the fixed terminals of a mechanical potentiometer. RH and RL are referenced to the relative position of the wiper and not the voltage potential on the terminals. With WR set to 255 decimal, the wiper will be closest to RH, and with the WR set to 0 , the wiper is closest to RL.

## RW

RW is the wiper terminal, and it is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WR register.

## Bus Interface Pins

## SERIAL DATA INPUT/OUTPUT (SDA)

The SDA is a bidirectional serial data input/output pin for I ${ }^{2} \mathrm{C}$ interface. It receives device address, operation code, wiper


FIGURE 14. TCv FOR VOLTAGE DIVIDER MODE 10k (W) IN ppm


FIGURE 16. END-TO-END RTOTAL \% CHANGE vs TEMPERATURE, 50k (U)
address and data from an $I^{2} \mathrm{C}$ external master device at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock.

SDA requires an external pull-up resistor, since it is an open drain input/output.

## SERIAL CLOCK (SCL)

This input is the serial clock of the $I^{2} \mathrm{C}$ serial interface. SCL requires an external pull-up resistor.

## WRITE PROTECT ( $\overline{\text { WP }}$ )

When this pin is kept LOW, the data is written to the device will be ignored. This pin protectS the non-volatile memory from being overwritten.

## Principles of Operation

The ISL95811 is an integrated circuit incorporating one DCP with its associated registers, non-volatile memory and an $I^{2} C$ serial interface providing direct communication between a host and the potentiometer and memory. The resistor array is comprised of individual resistors connected in series. At
either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVR will be maintained in the non-volatile memory. When power is restored, the contents of the IVR are recalled and loaded into the WR to set the wiper to the initial value.

## DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). When the WR of a DCP contains all zeroes (WR[7:0] = 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR register of a DCP contains all ones (WR[7:0] = FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (0) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the position closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.
While the ISL95811 is being powered up, the WR is reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH. After the power supply voltage becomes large enough for reliable non-volatile memory reading, the WR will be reloaded with the value stored in a non-volatile Initial Value Register (IVR).

The WR and IVR can be read or written to directly using the $I^{2} C$ serial interface, as described in the following sections.

## Memory Description

The ISL95811 contains one non-volatile 8-bit Initial Value Register (IVR), five General Purpose non-volatile 8-bit registers and two volatile 8-bit registers: Wiper Register (WR) and Access Control Register (ACR). The Memory map of the ISL95811 is shown in Table 1. The non-volatile register (IVR) at address 0 contains the initial wiper position and the volatile register (WR) contains the current wiper position.

TABLE 1. MEMORY MAP

| ADDRESS <br> (hex) | NON-vOLATILE | vOLATILE |
| :---: | :---: | :---: |
| 8 | NA | ACR |
| 7 | Reserved |  |
| 6 | General Purpose | N/A |
| 5 | General Purpose | N/A |
| 4 | General Purpose | N/A |
| 3 | General Purpose | N/A |
| 2 | General Purpose | N/A |
| 1 | Device ID (read only) | N/A |
| 0 | IVR | WR |

The ISL95811 is pre-programed with 80h in the IVR.
The non-volatile IVR and volatile WR registers are accessible with the same address.
The Access Control Register (ACR) contains information and control bits described in Table 2.

The VOL bit (ACR[7]) determines whether the access to wiper registers WR or initial value registers IVR.

TABLE 2. ACCESS CONTROL REGISTER (ACR)

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | VOL | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

If VOL bit is 0 , the non-volatile IVR register and General Purpose registers are accessible. If VOL bit is 1 , only the volatile WR is accessible. Note: Value written to the IVR register is also written to the WR. The default value of this bit is 0 .
The Device ID register is read only and it contains chip revision information, as shown in Table 3.

TABLE 3. DEVICE ID REGISTER

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VALUE | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## $\boldsymbol{I}^{2} \mathrm{C}$ Serial Interface

The ISL95811 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL95811 operates as a slave device in all applications.
All communication over the $I^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 17). On power-up of the ISL95811, the SDA pin is in the input mode.

All ${ }^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL95811 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 17). A START condition is ignored during the power-up sequence and during internal non-volatile write cycles.
All $I^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 17). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a non-volatile byte initiates an internal non-volatile write cycle. The device
enters its standby state when the internal non-volatile write cycle is completed.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting 8 bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the 8 bits of data (see Figure 18).

The ISL95811 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL95811 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is the Read/Write bit. Its value is " 1 " for a Read operation and "0" for a Write operation (see Table 4).

TABLE 4. IDENTIFICATION BYTE FORMAT



FIGURE 17. VALID DATA CHANGES, START, AND STOP CONDITIONS


FIGURE 18. ACKNOWLEDGE RESPONSE FROM RECEIVER


FIGURE 19. BYTE WRITE SEQUENCE


FIGURE 20. READ SEQUENCE

## Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL95811 responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, then the device enters its standby state. If the Data Byte is to be written also to non-volatile memory, the ISL95811 begins its internal write cycle to non-volatile memory. During the internal non-volatile write cycle, the device ignores transitions at the SDA and SCL pins, and the SDA output is at a high impedance state. When the internal non-volatile write cycle is completed, the ISL95811 enters its standby state (see Figure 19).

The byte at address 08h determines if the Data Byte is to be written to volatile and/or non-volatile memory (see "Memory Description" on page 10).

## Data Protection

The $\overline{\mathrm{WP}}$ pin has to be at logic HIGH to perform any Write operation to the device. When the $\overline{\mathrm{WP}}$ is active (LOW), the device ignores Data Bytes of a Write Operation and does not respond to the Data Bytes with an ACK; rather it goes into standby state waiting for a new START condition.

A STOP condition also acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is
received. If the Address Byte is 0 or 8 , the Data Byte is transferred to the Wiper Register (WR) or to the Access Control Register respectively, at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte. If the Address Byte is 0 , and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to non-volatile memory.

## Read Operation

A Read operation consists of a three byte instruction followed by one or more Data Bytes (see Figure 20). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to " 0 ", an Address Byte, a second START, and a second Identification byte with the R/W bit set to " 1 ". After each of the three bytes, the ISL95811 responds with an ACK. The ISL95811 then transmits the Data Byte and the master then terminates the read operation (issuing a STOP condition) following the last bit of the Data Byte.

The byte at address 08h determines if the Data Bytes being read are from volatile or non-volatile memory (see "Memory Description" on page 10).

Mini SO Package Family (MSOP)


DETAIL X

MDP0043
MINI SO PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MSOP8 | MSOP10 | TOLERANCE |  |
| A | 1.10 | 1.10 | Max. | - |
| A1 | 0.10 | 0.10 | $\pm 0.05$ | - |
| A2 | 0.86 | 0.86 | $\pm 0.09$ | - |
| b | 0.33 | 0.23 | $+0.07 /-0.08$ | - |
| c | 0.18 | 0.18 | $\pm 0.05$ | - |
| D | 3.00 | 3.00 | $\pm 0.10$ | 1,3 |
| E | 4.90 | 4.90 | $\pm 0.15$ | - |
| E1 | 3.00 | 3.00 | $\pm 0.10$ | 2,3 |
| e | 0.65 | 0.50 | Basic | - |
| L | 0.55 | 0.55 | $\pm 0.15$ | - |
| L1 | 0.95 | 0.95 | Basic | - |
| N | 8 | 10 | Reference | - |

Rev. D 2/07
NOTES:

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

Thin Dual Flat No-Lead Plastic Package (TDFN)


L8.3x3A
8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.70 | 0.75 | 0.80 | - |
| A1 | - | 0.02 | 0.05 | - |
| A3 | 0.20 REF |  |  | - |
| b | 0.25 | 0.30 | 0.35 | 5, 8 |
| D | 3.00 BSC |  |  | - |
| D2 | 2.20 | 2.30 | 2.40 | 7, 8, 9 |
| E | 3.00 BSC |  |  | - |
| E2 | 1.40 | 1.50 | 1.60 | 7, 8, 9 |
| e | 0.65 BSC |  |  | - |
| k | 0.25 | - | - | - |
| L | 0.20 | 0.30 | 0.40 | 8 |
| N | 8 |  |  | 2 |
| Nd | 4 |  |  | 3 |

Rev. 3 11/04
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on $D$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Compliant to JEDEC MO-WEEC-2 except for the "L" min dimension.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^1]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    *NOTE: PCB thermal land for QFN/TDFN EPAD should be connected to GND plane or left floating. For more information refer to http://www.intersil.com/data/tb/TB389.pdf.

[^1]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

