DDP 512Mbit SDRAM

.

8M x 16bit x 4 Banks Synchronous DRAM LVTTL

Revision 0.0

July. 2002

This is to advise Samsung customers that in accordance with certain terms of an agreement, Samsung is prohibited from selling any DRAM products configured in "Multi-Die Plastic" format for use as components in general and scientific computers, such as mainframes, servers, work stations or desk top personal computers (hereinafter "Prohibited Computer Use"). Applications such as mobile, including cell phones, telecom, including televisions and display monitors, or non-desktop computer systems, including laptops, notebook computers, are, however, permissible. "Multi-Die Plastic" is defined as two or more Dram die encapsulated within a single plastic leaded package

* Samsung Electronics reserves the right to change products or specification without notice.



Rev. 0.0 July. 2002

Revision 0.0 (July, 2002)

-



CMOS SDRAM

8M x 16Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S511632D is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,392,608words by 16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package	
K4S511632D-KC/L7C	133MHz(CL=2)			
K4S511632D-KC/L75	133MHz(CL=3)	LVTTL	54pin	
K4S511632D-KC/L1H	100MHz(CL=2)		TSOP(II)	
K4S511632D-KC/L1L	100MHz(CL=3)			



* Samsung Electronics reserves the right to change products or specification without notice.



Rev. 0.0 July. 2002

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top view)

CMOS SDRAM

RATION	(Top view)		-		
	DQ2 C VSSQ C DQ3 C DQ4 C VD0 C DQ5 C DQ5 C DQ6 C VSSQ C VD0 C CAS C CAS C BA0 C BA1 C A10/AP A1 C A1 C A3 C	2 3 4 5 6 7 8 9 10 11	53 52 51 50 49 48 47 46 54 44 40 38 37 36 35 43 32 31 30 29	Vss DQ15 Vssq DQ14 DQ13 VDDQ DQ12 DQ12 DQ11 Vssq DQ10 DQ9 VDDQ DQ9 VDDQ DQ8 Vss N.C/RFU UDQM CLK CKE A12 A11 A9 A8 A7 A6 A5 A4 Vss	54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Name Input Function						
System cock	Active on the positive going edge to sample all inputs.					
Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM					
Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.					
Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA 0 ~ CA9					
Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.					
Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.					
Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.					
Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.					
Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when L(U)DQM active.					
Data input/output	Data inputs/outputs are multiplexed on the same pins.					
Power supply/ground	Power and ground for the input buffers and the core logic.					
Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.					
No connection /reserved for future use	This pin is recommended to be left No Connection on the device.					
· · · · · ·	Chip select Chip select Clock enable Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask Data input/output mask Data output power/ground Data output power/ground No connection					



Rev. 0.0 July. 2002

CMOS SDRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	V	
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	2	W
Short circuit current	los	50	mA

.

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Vih	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	IOH = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

$\label{eq:capacity} \textbf{CAPACITANCE} \quad (VDD = 3.3V, \, TA = 23^{\circ}C, \, f = 1 \\ MHz, \, VREF = 1.4V \pm 200 \, \text{mV})$

Pin	Symbol	Min	Max	Unit	Note
Clock	Ссік	5.0	9.0	pF	
RAS, CAS, WE, DQM	CIN	5.0	10.0	pF	
Address, CS,CKE	CADD	5.0	10.0	pF	
DQ0 ~ DQ8	Соит	4.0	6.5	pF	



CMOS SDRAM

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)

Parameter	Symbol	Test Condition			Vers	ion		Unit	Note	
i di dificter	Gymbol	rest condition				-1H	-1L	Onic	Note	
Operating current (One bank active)	ICC1	Burst length = 1 tR c≥ tRc(min) Io = 0 mA	200	180	180	180	mA	1		
Precharge standby current in	Icc2P	$CKE \le VIL(max), tCC = 10ns$			4			mA		
power-down mode	ICC2PS	CKE & CLK ≤ V ⊫(max), tcc = ∞			4					
Precharge standby current in	ICC2N	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc =$ Input signals are changed one time			40)		mA		
non power-down mode	ICC2NS	$CKE \ge VIH(min)$, $CLK \le VIL(max)$, to Input signals are stable	20				mA			
Active Standby current	Icc3P	$CKE \le VIL(max), tCC = 10ns$	CKE ≤ VIL(max), tcc = 10ns				12			
in power-down mode	ICC3PS	CKE & CLK ≤ V ⊫(max), tCC = ∞	.K≤V⊫(max), tCC = ∞					mA		
Active standby current in non power-down mode	ICC3N		$KE \ge VIH(min), \overline{CS} \ge VIH(min), tCC = 10ns$ nput signals are changed one time during 20ns			60				
(One bank active)	ICC3NS	$CKE \ge VIH(min)$, $CLK \le VIL(max)$, to Input signals are stable	50				mA			
Operating current (Burst mode)	ICC4	IO = 0 mA Page burst 4banks activated. tCCD = 2CLKs	220	220	240	240	mA	1		
Refresh current	ICC5	tRC≥ tRC(min)	tRC≥ tRC(min)					mA	2	
Self refresh current	ICC6	ICC6 CKE ≤ 0.2V		6				mA	3	
	1000				3			mA	4	

-

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S511632D-KC**
- 4. K4S511632D-KL**
- 5. Unless otherwise noticed, input swing level is CMOS(V IH/VIL=V DDQ/V SSQ).



CMOS SDRAM

Vtt = 1.4V


50Ω

50pF

a

AC OPERATING TEST CONDITIONS (V DD = $3.3V \pm 0.3V$, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Vers	sion		Unit	Note
, arameter		Symbol	-7C	-7C -75 -1H		-1L		NOLE
Row active to row active delay	/	tRRD(min)	15	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	15	20	20	20	ns	1
Row precharge time		tRP(min)	15	20	20	20	ns	1
Row active time		tRAS(min)	45	45	50	50	ns	1
		tRAS(max)		us				
Row cycle time		tRC (min)	60	65	70	70	ns	1
Last data in to row precharge		tRDL(min)		CLK	2, 5			
Last data in to Active delay		tDAL(min)		-	5			
Last data in to new col. addres	ss delay	tCDL(min)		CLK	2			
Last data in to burst stop		tBDL(min)		CLK	2			
Col. address to col. address delay		tCCD(min)		CLK	3			
Number of valid output data	CAS lat	ency=3	2				ea	4
	CAS lat	ency=2		-				

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.



CMOS SDRAM

Parameter		Symbol	-7	С	-7	5	-1	Н	-1	L	Unit	Note
		oymoor	Min	Max	Min	Max	Min	Max	Min	Мах	0	
CLK cycle time	CAS latency=3	tcc	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		7.5		10		10		12			
CLK to valid	CAS latency=3	tSAC		5.4		5.4		6		6	ns	1,2
output delay	CAS latency=2	10/10		5.4		6		6		7	110	.,2
Output data	CAS latency=3	tOH	3		3		3		3		ns	2
hold time	CAS latency=2		3		3		3		3		113	2
CLK high pulse w	vidth	tСH	2.5		2.5		3		3		ns	3
CLK low pulse wi	dth	tCL	2.5		2.5		3		3		ns	3
Input setup time		tss	1.5		1.5		2		2		ns	3
Input hold time		tSH	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tslz	1		1		1		1		ns	2
CLK to output	CAS latency=3	tsHz		5.4		5.4		6		6	ns	
in Hi-Z	CAS latency=2	10/12		5.4		6		6		7	113	

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

 $\ensuremath{\textbf{Notes}}$: 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ohms to Vss, use these values to design to.

2. Fall time specification based on 0pF + 50 Ohms to VDD, use these values to design to.

3. Measured into 50pF only, use these values to characterize to.

4. All measurements done with respect to Vss.



CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11,A12, A9 ~ A0	Note
Register	Mode register set		н	Х	L	L	L	L	Х	OP code			1,2
	Auto refresh		н	Н	L	L	L	н	х	х			3
Refresh	Self refresh	Entry		L			L		~	~			3
		Exit	L	н	L	Н	Н	Н	x	Х			3
					н	Х	Х	Х					3
Bank active & row addr.			Н	Х	L	L	Н	н	Х	V Row address			
Read & column address	Auto precharge disable Auto precharge enable		н	х	L	Н	L	н	х	v	L	Column address (A ₀ ~ A ₉)	4
										v	н		4,5
Write & column address	Auto precharge disable Auto precharge enable		н	х	L	Н	L	L	х	V	L	Column address (A ₀ ~ A ₉)	4
											н		4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank selection		н	х	L	L	н	L	X ·	V	L	x	
	All banks									Х	Н		
Clock suspend or active power down		н	L	н	Х	Х	Х	х					
		Linuy	п	L	L	V	V	V	^	Х			
		Exit	L	Н	Х	Х	Х	Х	Х	1			
Precharge power down mode Exit		Entry	н	L	н	Х	Х	Х	х	х			
		Linuy			L	н	Н	н					
		Exit	L	Н	Н	Х	Х	Х	х				
					L	V	V	V					
DQM			Н		-	Х	-	-	V	Х			7
No operation command			Н	x	Н	Х	Х	Х	х	Х			
					L	Н	Н	Н	^				

.

Notes: 1. OP Code : Operand code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

 Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected. If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected. If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BAo and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



Rev. 0.0 July. 2002

(V=Valid, X=Don't care, H=Logic high, L=Logic low)