# 3.5V to 14V, 0.8A 1ch Synchronous Buck Converter Integrated MOSFET

## BD8312HFN

### General Description

BD8312HFN can produce 1.2V, 1.8V, 3.3V, or 5V stepped-down output voltages from a power supply composed of 4 batteries, which can be Li2cell, Li3cell, or from a 5V/12V fixed power supply line. The built-in synchronous rectification switches are capable of withstanding up to15V. This IC has a flexible phase compensation system and a switching frequency of 1.5MHz allowing the use of smaller external output inductor and capacitor making the construction of a compact power supply really easy.

### Features

- Built-In 1.0A/15V Pch/Nch Synchronous Rectification SW
- On-Chip Phase Compensation Device between Input and Output of Error AMP.
- Built-In Soft-Start Function.
- Built-In Timer Latch System for Short Circuit Protection Function.

### Application

For Portable Equipments like DSC/DVC Powered by 4 Dry Batteries or Li2cell and Li3cell, or General Consumer-Equipment with 5V/12 V Lines

### Key Specifications

- Input Voltage Range: +3.5V to +14V
- Output Voltage Range: +1.2V to +12V
- Output Current: 0.8A(Max)
- Switching Frequency: 1.5MHz(Typ)
- Pch FET ON-Resistance: 450mΩ(Typ)
- Nch FET ON-Resistance: 300mΩ(Typ)
- Standby Current: 0μA(Typ)
- Operating Temperature Range: -25°C to +85°C

### Package

W (Typ) x D (Typ) x H (Max)

**HSON8**
2.90mm x 3.00mm x 0.60mm

### Typical Application Circuit

Input: 4.5V to 10V, output: 3.3V / 500mA




Figure 1. Typical Application Circuit



© 2014 ROHM Co., Ltd. All rights reserved.

## Pin Configuration




Figure 2. Pin Configuration

## Pin Description

| Pin No. | Pin Name | Function |
|---|---|---|
| 1 | GND | Ground pin |
| 2 | VCC | Supply voltage input pin for control circuit |
| 3 | VREG | 5V output terminal of regulator for internal circuit |
| 4 | PGND | Power switch ground pin |
| 5 | LX | Power switch terminal for external coil |
| 6 | PVCC | Supply voltage input pin for power switches |
| 7 | STB | ON/OFF pin |
| 8 | INV | Error AMP input pin |

## Block Diagram




Figure 3. Block Diagram


© 2014 ROHM Co., Ltd. All rights reserved.

## Description of Blocks

(1) Reference
This block produces the 1.0V internal reference voltage of the ERROR AMP.

(2) 5V REG
This block produces a 5V regulated voltage supply for the internal analog circuit. BD8312HFN is equipped with this regulator for the purpose of protecting the internal circuit from high voltages. The output of this block decreases when $V_{CC}$ is less than 5V, increasing the PMOS ON-Resistance and decreasing the DC/DC converter's power efficiency and maximum output current (Please see data in Figure 15, 16, 17 and 18).

(3) UVLO
This circuit prevents malfunction of the internal circuit during activation of the power supply voltage or during low power supply voltage. It monitors the VCC pin voltage, turns OFF all output FET and DC/DC converter output, and resets the timer latch of the internal SCP circuit and soft-start circuit when VCC voltage becomes lower than 2.9V. Typical UVLO hysteresis is 200 mV.

(4) SCP
SCP is a timer latch system for short circuit protection. When the DC/DC converter is at 100% duty, the internal SCP circuit starts counting. The internal counter is in-sync with OSC so that the latch circuit is activated to turn OFF the DC/DC converter's output after about 2.7 msec or after the counter counts about 4000 clock pulses. To reset the latch circuit, turn OFF the STB pin once, then, turn it ON again. Or, turn the power supply OFF and then ON again.

(5) OSC
Circuit that generates oscillating saw-tooth waveform signal with a fixed frequency of 1.5 MHz.

(6) ERROR AMP
The Error amplifier detects the output signal and output PWM control signals. The internal reference voltage is set at 1.0V. A primary phase compensation device of 200 pF, 62kΩ is built-in between the inverting input terminal and the output terminal of this ERROR AMP.

(7) PWM COMP
PWM COMP is the voltage-to-pulse-width converter for controlling the output voltage corresponding to the input voltage. It compares the internal SLOPE waveform with the ERROR AMP output voltage, then controls the pulse width of the output to the driver.

(8) Soft Start
This circuit prevents inrush current during startup by gradually increasing the output voltage of the DC/DC converter.. Soft-start time is in-sync with the internal OSC so that the output voltage of the DC/DC converter reaches the set voltage after about 8000 oscillations.

(9) PRE DRIVER/TIMING CONTROL
CMOS inverter circuit for driving the built-in synchronous rectification Pch/Nch FET switch. The synchronous rectification OFF time for preventing feed through is about 25 nsec.

(10) STBY_IO
Voltage applied on STB pin (7 pin) controls the ON/OFF state of the IC. The IC is turned ON when a voltage of 2.5V or higher is applied and turned OFF when the terminal is open or 0V is applied. A pull-down resistor which is approximately 400kΩ is built-in.

(11) Pch/Nch FET SW
Built-in synchronous rectification FET for switching the coil current of the DC/DC converter. The switch is a combination of a Pch FET rated at 15V with $R_{ON}$ of 450mΩ and a Nch FET also rated at 15V with Ron of 300mΩ. Since the current rating of this FET is 1.0A, the output current including the ripple current of the coil should not exceed this limit.


© 2014 ROHM Co., Ltd. All rights reserved.

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|---|---|---|---|
| Maximum Applied Power Voltage | $V_{CC}$, $PV_{CC}$ | 15 | V |
| Maximum Input Current | $I_{INMAX}$ | 1.0 | A |
| Power Dissipation | Pd | 0.63 (Note 1) | W |
| Operating Temperature Range | Topr | -25 to +85 | °C |
| Storage Temperature Range | Tstg | -55 to +150 | °C |
| Junction Temperature | Tjmax | +150 | °C |

(Note 1) When used at Ta = 25°C or more and installed on a 70x70x1.6[t]mm board, the rating is reduced by 5.04mW/°C.

**Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

## Recommended Operating Conditions (Ta = 25°C)

| Parameter | Symbol | Rating | Unit |
|---|---|---|---|
| Power Supply Voltage | $V_{CC}$ | 3.5 to 14 | V |
| Output Voltage | $V_{OUT}$ | 1.2 to 12 | V |

## Electrical Characteristics (Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)

| Parameter | | Symbol | Limit | | | Unit | Conditions |
|---|---|---|---|---|---|---|---|
| | | | Min | Typ | Max | | |
| [Low Voltage Input Malfunction Preventing Circuit] | | | | | | | |
| Detection Threshold Voltage | | $V_{UV}$ | - | 2.9 | 3.2 | V | VREG monitor |
| Hysteresis Range | | $\Delta V_{UVHY}$ | 100 | 200 | 300 | mV | |
| [Oscillator] | | | | | | | |
| Oscillation Frequency | | $f_{OSC}$ | 1.38 | 1.5 | 1.62 | MHz | |
| [Regulator] | | | | | | | |
| Output Voltage | | $V_{REG}$ | 4.65 | 5.0 | 5.35 | V | |
| [Error AMP] | | | | | | | |
| INV Threshold Voltage | | $V_{INV}$ | 0.99 | 1.00 | 1.01 | V | |
| Input Bias Current | | $I_{INV}$ | -50 | 0 | +50 | nA | $V_{CC}$=12.0V , $V_{INV}$=6.0V |
| Soft-Start Time | | $t_{SS}$ | 3.2 | 5.3 | 7.4 | msec | |
| [PWM Comparator] | | | | | | | |
| LX Max Duty | | $D_{MAX}$ | - | - | 100(Note 1) | % | |
| [Output] | | | | | | | |
| PMOS ON-Resistance | | $R_{ONP}$ | - | 450 | 600 | mΩ | |
| NMOS ON-Resistance | | $R_{ONN}$ | - | 300 | 420 | mΩ | |
| Leak Current | | $I_{LEAK}$ | -1 | 0 | +1 | μA | |
| [STB] | | | | | | | |
| STB Pin Control Voltage | Operation | $V_{STBH}$ | 2.5 | - | 11 | V | |
| | No-Operation | $V_{STBL}$ | -0.3 | - | +0.3 | V | |
| STB Pin Pull-Down Resistance | | $R_{STB}$ | 250 | 400 | 700 | kΩ | |
| [Circuit Current] | | | | | | | |
| Standby Current | VCC Pin | $I_{STB1}$ | - | - | 1 | μA | |
| | PVCC Pin | $I_{STB2}$ | - | - | 1 | μA | |
| Circuit Current at Operation VCC | | $I_{CC1}$ | - | 600 | 900 | μA | $V_{INV}$=1.2V |
| Circuit Current at Operation PVCC | | $I_{CC2}$ | - | 30 | 50 | μA | $V_{INV}$=1.2V |

(Note 1) 100% is MAX Duty as behavior of a PWM comparator. wherein High side PMOS is 100% at ON state because the same or less input voltage than output voltage is supplied. This causes the SCP to activate and stop the operation of the DC/DC converter .


© 2014 ROHM Co., Ltd. All rights reserved.

**Typical Performance Curves**

(Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)




Figure 4. INV Threshold vs Temperature




Figure 5. INV Threshold vs Power Supply Voltage




Figure 6. VREG Output vs Temperature




Figure 7. VREG Output vs Power Supply Voltage


© 2014 ROHM Co., Ltd. All rights reserved.

**Typical Performance Curves – continued**
(Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)




Figure 8. Frequency vs Temperature




Figure 9. Frequency vs Power Supply Voltage




Figure 10. UVLO Threshold vs Environmental Temperature (UVLO Threshold)




Figure11. Nch FET ON-Resistance vs Temperature


© 2014 ROHM Co., Ltd. All rights reserved.

**Typical Performance Curves – continued**
(Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)




Figure 12. Nch FET ON-Resistance vs $V_{CC}$




Figure 13. Pch FET ON-Resistance vs Temperature




Figure 14. Pch FET ON-Resistance vs $V_{CC}$




Figure 15. Pch FET ON-Resistance vs $I_O$
($V_{CC}$=3.5V)


© 2014 ROHM Co., Ltd. All rights reserved.

**Typical Performance Curves – continued**

(Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)




Figure 16. Pch FET ON Resistance vs $I_O$ ($V_{CC}$=4.0V)




Figure 17. Pch FET ON-Resistance vs $I_O$ ($V_{CC}$=4.5V)




Figure 18. Pch FET ON-Resistance vs $I_O$ ($V_{CC}$=5.0V)




Figure 19. STB Threshold vs Temperature


© 2014 ROHM Co., Ltd. All rights reserved.

**Typical Performance Curves- continued**
(Unless otherwise specified, Ta = 25°C, $V_{CC}$ = 7.4V)




Figure 20. Circuit current $I_{CC}$ vs Temperature




Figure 21. Circuit current $I_{CC}$ vs $V_{CC}$


© 2014 ROHM Co., Ltd. All rights reserved.

## Application Information

### 1. Example of Application

Input: 4.5V to 10V, Output: 3.3V / 500mA




Figure 22. Reference Application Diagram

### 2. Reference Application Data 1




Figure 23. Power Conversion Efficiency
($V_{OUT}$ = 3.3V)




Figure 24. Load Regulation
($V_{OUT}$ = 3.3V)


© 2014 ROHM Co., Ltd. All rights reserved.

**3. Reference Application Data 2**

(Input 4.5V, 6.0V, 8.4V, 10V, Output 3.3V )




Figure 25. Frequency Response 1
($V_{CC}$=4.5V, $I_O$=250mA)




Figure 26. Frequency Response 2
($V_{CC}$ =6.0V, $I_O$=250mA)




Figure 27. Frequency Response 3
($V_{CC}$=8.4V, $I_O$ =250mA)




Figure 28. Frequency Response 4
($V_{CC}$=10V, $I_O$=250mA)


© 2014 ROHM Co., Ltd. All rights reserved.

**Reference Application Data 2 - continued**
(Input 4.5V, 6.0V, 8.4V, 10V, Output 3.3V )




Figure 29. Frequency Response 5
($V_{CC}$=4.5V, $I_O$ =500mA)




Figure 30. Frequency Response 6
($V_{CC}$=6.0V, $I_O$ =500mA)




Figure 31. Frequency Response 7
($V_{CC}$=8.4V, $I_O$ =500mA)




Figure 32. Frequency Response 8
($V_{CC}$=10V, $I_O$ =500mA)


© 2014 ROHM Co., Ltd. All rights reserved.

### 4. Reference Board Pattern




(1) The heat sink on the rear should be a GND trace of low impedance and at the same potential with the PGND trace.
(2) It is recommended to install a GND pin not directly connected to the PGND, as shown in the picture above.
(3) Make the patterns for VBAT, LX and PGND as wide as possible since these paths carry large current.

### 5. Selection of Parts for Application

(1) Inductor
A shielded inductor with low DCR (direct resistance component) that satisfies the current rating (current value, Ipeak as shown in the equation below) is recommended.
Inductor values affect inductor ripple current, which causes output ripple. Ripple current can be reduced as the coil L value becomes larger and the switching frequency becomes higher.




Figure 33. Inductor Current

$$Ipeak = I_{OUT} + \Delta I_L / 2 \quad [A] \qquad \cdots (1)$$

$$\Delta_{I_L} = \frac{V_{IN} - V_{OUT}}{L} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f} \quad [A] \qquad \cdots (2)$$

where
$\eta$ is the Efficiency.
$\Delta I_L$ is the Output ripple current.
$f$ is the Switching frequency.

As a guide, inductor ripple current should be set at about 20% to 50% of the maximum input current.

Note: Current flowing in the coil that is larger than the coil's rating will bring the coil into magnetic saturation, which may lead to lower efficiency or output oscillation. Select an inductor with an adequate margin so that the peak current does not exceed the rated current of the coil.

(2) Output Capacitor
A ceramic capacitor with low ESR is recommended for the output in order to reduce output ripple.
There must be an adequate margin between the maximum rating and output voltage of the capacitor, taking the DC bias property into consideration.
Output ripple voltage is acquired by the following equation.

$$V_{PP} = \Delta I_L \times \frac{1}{2\pi \times f \times C_O} + \Delta I_L \times R_{ESR} \quad [V] \qquad \cdots (3)$$

Setting must be performed so that output ripple is within the allowable ripple voltage.


© 2014 ROHM Co., Ltd. All rights reserved.

(3) Output Voltage Setting
The internal reference voltage of the ERROR AMP is 1.0V. Output voltage is acquired by Equation (4).




$$V_O = \frac{(R_1 + R_2)}{R_2} \times 1.0 \quad [V] \quad \cdots (4)$$

Figure 34. Setting of Voltage Feedback Resistance

(4) DC/DC Converter Frequency Response Adjustment System
Condition for stable application.

The condition for feedback system stability under negative feedback is that the phase delay is 135° or less when gain is 1 (0dB).

Since DC/DC converter application is sampled according to the switching frequency, the bandwidth $G_{BW}$ of the whole system (frequency at which gain is 0 dB) must be controlled to be equal to or lower than 1/10 of the switching frequency. In summary, the conditions necessary for the DC/DC converter are:

- Phase delay must be 135° or lower when gain is 1 (0 dB).
- Bandwidth $G_{BW}$ (frequency when gain is 0 dB) must be equal to or lower than 1/10 of the switching frequency.

To satisfy those two conditions, $R_1$, $R_2$, $R_3$, $C_S$ and $R_S$ in Figure 35 should be set as follows.

(a) $R_1$, $R_2$, $R_3$
BD8312HFN incorporates phase compensation devices of $R_4$=62kΩ and $C_2$=200pF. $C_2$ and $R_1$, $R_2$, and $R_3$ values decide the primary pole that determines the bandwidth of DC/DC converter.

Primary pole point frequency

$$fp = \frac{1}{2\pi \left\{ A \times \left( \frac{R_1 \times R_2}{R_1 + R_2} + R_3 \right) \right\} \times C_2} \quad \cdots (5)$$




Figure 35. Example of Phase Compensation setting

DC/DC converter DC Gain

$$DC\,Gain = A \times \frac{1}{B} \times \frac{V_{IN}}{V_O} \quad \cdots (6)$$

where:
$A$ is the Error AMP Gain
About 100dB = $10^5$
$B$ is the Oscillator amplification = 0.5
$V_{IN}$ is the Input voltage
$V_{OUT}$ is the Output voltage

Using Equations (5) and (6), the frequency $f_{SW}$ of point 0 dB under limitation of the bandwidth of the DC gain at the primary pole point is as shown below.

$$f_{SW} = fp \times DC\,Gain = \frac{1}{2\pi\, C_2 \times \left( \frac{(R_1 \times R_2)}{(R_1 + R_2)} + R_3 \right)} \times \frac{1}{B} \times \frac{V_{IN}}{V_O} \quad \cdots (7)$$

It is recommended that $f_{SW}$ should be approximately10kHz. When load response is difficult, it may be set at approximately 20kHz. In Equation (7), $R_1$ and $R_2$, which determines the voltage value, will be in the order of several hundred kΩ. If an appropriate resistance value this high is not available and routing may cause noise, the use of $R_3$ enables easy setting.


© 2014 ROHM Co., Ltd. All rights reserved.

(b) Cs and Rs Setting

For DC/DC converter, the 2nd dimension pole point is caused by the coil and capacitor as expressed by the following equation.

$$f_{LC} = \frac{1}{2\pi\sqrt{(LCout)}} \quad \cdot\cdot\cdot\cdot (8)$$

Cout: Output Capacitor

This secondary pole causes a phase rotation of 180°. To secure the stability of the system, put a zero point in 2 places to perform compensation.

Zero point by built-in CR $f_{Z1} = \frac{1}{2\pi R_4 C_2} = 13kHz$ ・・・・(9)

Zero point by $C_S$ $f_{Z2} = \frac{1}{2\pi(R_1 + R_3)C_S}$ ・・・・(10)

Setting $f_{Z2}$ frequency to be half to two times as large as $f_{LC}$ provides an appropriate phase margin.
It is desirable to set Rs at about 1/20 of ($R_1$+$R_3$) to cancel any phase boosting at high frequencies.

These pole points are summarized in the figure below. The actual frequency property is different from the ideal calculation because of part constants. If possible, check the phase margin with a frequency analyzer or network analyzer. Otherwise, check for the presence or absence of ringing by load response waveform and also check for the presence or absence of oscillation under a load of an adequate margin.




Figure 36. Example of DC/DC Converter Frequency Property
（Measured with FRA5097 by NF Corporation）


© 2014 ROHM Co., Ltd. All rights reserved.

**I/O Equivalent Circuit**




Figure 37. I/O Equivalent Circuit


© 2014 ROHM Co., Ltd. All rights reserved.

## Operational Notes

1. **Reverse Connection of Power Supply**
   Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. **Power Supply Lines**
   Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. **Ground Voltage**
   Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. **Ground Wiring Pattern**
   When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. **Thermal Consideration**
   Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. **Recommended Operating Conditions**
   These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. **Inrush Current**
   When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. **Operation Under Strong Electromagnetic Field**
   Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. **Testing on Application Boards**
   When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. **Inter-pin Short and Mounting Errors**
    Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.


© 2014 ROHM Co., Ltd. All rights reserved.

## Operational Notes – continued

11. **Unused Input Pins**
Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. **Regarding the Input Pin of the IC**
This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 38. Example of monolithic IC structure

13. **Thermal Shutdown Circuit(TSD)**
This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


© 2014 ROHM Co., Ltd. All rights reserved.

**Ordering Information**

| B | D | 8 | 3 | 1 | 2 | H | F | N | - | T R |
|---|---|---|---|---|---|---|---|---|---|---|

Part Number

Package
HFN: HSON8

Packaging and forming specification
TR: Embossed tape and reel

**Marking Diagram**





© 2014 ROHM Co., Ltd. All rights reserved.

**Physical Dimension, Tape and Reel information**

| Package Name | HSON8 |
|---|---|




(UNIT : mm)
PKG : HSON8
Drawing No. EX163−5002

<Tape and Reel information>

| | |
|---|---|
| Tape | Embossed carrier tape |
| Quantity | 3000pcs |
| Direction of feed | TR<br>( The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand ) |




*Order quantity needs to be multiple of the minimum quantity.


© 2014 ROHM Co., Ltd. All rights reserved.

**Revision History**

| Date | Revision | Changes |
|---|---|---|
| 26.Nov.2014 | 001 | New Release |
| 17.Feb.2015 | 002 | Correction of the writing. |


© 2014 ROHM Co., Ltd. All rights reserved.