Available at Digi-Key www.digikey.com



2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com

630-851-4722 +353-61-472221



5x7mm **Precision TCXO** Model D75F



Features: 3.3 Vdc Operation

•

•

LVCMOS Output

Low Jitter <1ps RMS

Frequency Stability: ± 0.50 ppm

Tri-State Enable/Disable Function

RoHS Compliant / Pb Free VRoHS

Temperature Range: 0 to 70°C

• 5x7mm Surface Mount Package

Tape and Reel Packaging

Description:

The Connor-Winfield's D75F is a 5x7mm Surface Mount Temperature Compensated Crystal Controlled Oscillator (TCXO) with a Tri-State LVCMOS output. Through the use of Analog Temperature Compensation, the D75F is capable of holding sub 1-ppm stabilities over the 0 to 70°C temperature range.



Absolute Maximum Ratings

Nominal Parameter Minimum Maximum Units Notes Storage Temperature °C -55 85 Supply Voltage (Vcc) -0.5 6.0 Vdc Input Voltage -0.5 Vcc+0.5 Vdc

Operating Specifications

Parameter	Minimum	Nominal	Maximum	Units	Notes
Nominal Frequency (Fo)	- 13.0), 19.44, 25.0 or	27.0 -	MHz	
Frequency Calibration @ 25 °C	-1.0	-	1.0	ppm	1
Frequency Stability vs. Temperature	-0.5	-	0.5	ppm	2
Frequency vs. Load Stability	-0.2	-	0.2	ppm	±5%
Frequency vs. Voltage Stability	-0.2	-	0.2	ppm	±5%
Static Temperature Hysteresis	-	-	0.4	ppm	3
Aging	-1.0	-	1.0	ppm/year	
Operating Temperature Range:	0	-	70	°C	
Supply Voltage (Vcc)	3.135	3.3	3.465	Vdc	±5%
Supply Current (Icc)	-	-	6	mA	
Period Jitter	-	3	5	ps rms	
Integrated Phase Jitter	-	0.5	1.0	ps rms	4
SSB Phase Noise (Fo = 19.44 MHz)					
@ 10Hz offset	-	-80	-	dBc/Hz	
@ 100Hz offset	-	-110	-	dBc/Hz	
@ 1KHz offset	-	-135	-	dBc/Hz	
@ 10KHz offset	-	-150	-	dBc/Hz	
@ 100KHz offset	-	-150	-	dBc/Hz	
Start-up Time	-	-	10	ms	

Enable / Disable Input Characteristics (Pad 8)

Parameter	Minimum	Nominal	Maximum	Units	Notes
Enable Voltage (High)	70%Vcc		-	Vdc	5
Disable Voltage (Low)	-	-	30%Vcc	Vdc	5
LVCMOR Output Characteristics					

LVCMOS Output Characteristics

Parameter	Minimum	Nominal	Maximum	Units	Notes
Load	-	15	-	pF	6
Voltage (High) (Voh)	90%Vcc	-	-	Vdc	
(Low) (Vol)	-	-	10%Vcc	Vdc	
Duty Cycle at 50% of Vcc	45	50	55	%	
Rise / Fall Time 10% to 90%	-	-	8	ns	

Package Characteristics

Package Hermetically sealed crystal mounted on a ceramic package

Environmental Characteristics

Vibration:	Vibration per Mil Std 883E Method 2007.3 Test Condition A
Shock:	Mechanical Shock per Mil Std 883E Method 2002.4 Test Condition B.
Soldering Process;	RoHS compliant lead free. See soldering profile on page 2.

Ordering Information


D75F-13.0M, D75F-19.44M, D75F-25.0M or D57F-027.0M

Notes: 1. Initial calibration @ 25°C. Specifications at time of shipment after 48 hours of operation.

Frequency stability vs. change in temperature. [±(Fmax - Fmin)/(2*Fo)].
Frequency change after reciprocal temperature ramped over the operating range. Frequency measured before and after at 25°C.

4. BW = 12 KHz to 20 MHz.

5. Leave Pad 8 unconnected if enable / disable function is not required. When tri-stated, the output stage is disabled but the oscillator and compensation circuit are still active (current consumption < 1 mA).






Tx237
1 of 2
03
03 Dec 2013




2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com

Package Layout



Suggested Pad Layout




* Do not route any traces in the keep out area. It is recommended the next layer under the keep out area is to be ground plane.

Vcc, should have a large copper area for reduced inductance. 50 Ohm trace 0.010"(0.254mm) Vcc Recommended Connect a 0.01uF bypass capacitor <0.1"(2.54mm) from the pad. <1"by design inductance for internal Buffer copper flood. Ground Ground, should have Top View Ground Top View a large copper area for reduced inductance. 50 Ohm Trace Without osc Output Vias Buffer TOP LAYER GROUND LAYER BOTTOM LAYER

Design Recommendations


Attention: To achieve optimal frequency stability, and in some cases to meet the specification stated on this data sheet, it is required that the circuit connected to this TCXO output must have the equivalent input capacitance that is specified by the nominal load capacitance. Deviations from the nominal load capacitance will have a graduated effect on the stability of approximately 20 ppb per pF load difference.




Pad Connections

_1:	Do Not Connect
_2:	Do Not Connect
_3:	Do Not Connect
4:	Ground
5:	Output
6:	Do Not Connect
_7:	Do Not Connect
8:	Tri-State Enable / Disable
9:	Supply Voltage Vcc
10:	N/C


Output Waveform



Test Circuit



Solder Profile



Meets IPC/JEDEC J-STD-020C

Bulletin	Tx237
Page	2 of 2
Revision	03
Date	03 Dec 2013

Specifications subject to change without notification. See Connor-Winfield's website for latest revision. All dimensions in inches. © Copyright 2014 The Connor-Winfield Corporation Not intended for life support applications.