## Quad, Low Power, 12-Bit, 180 MSPS, Digital-toAnalog Converter and Waveform Generator

## Data Sheet

## FEATURES

Highly integrated quad DAC
On-chip $4096 \times 12$-bit pattern memory
On-chip DDS
Power dissipation at $3.3 \mathrm{~V}, 4 \mathrm{~mA}$ output
315 mW at 180 MSPS
Sleep mode: < 5 mW at 3.3 V
Supply voltage: 1.8 V to 3.3 V
SFDR to Nyquist
86 dBc at 1 MHz output
85 dBc at 10 MHz output
Phase noise at 1 kHz offset, $180 \mathrm{MSPS}, \mathbf{8 \mathrm { mA }} \mathbf{- 1 4 0 \mathrm { dBc } / \mathrm { Hz }}$
Differential current outputs: $\mathbf{8} \mathbf{m A}$ maximum at 3.3 V
Small footprint 32 -lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ with $3.5 \mathrm{~mm} \times$
3.6 mm exposed paddle LFCSP

Pb -free package

## APPLICATIONS

## Medical instrumentation

 Ultrasound transducer excitation Portable instrumentationSignal generators, arbitrary waveform generators

## GENERAL DESCRIPTION

The AD9106 TxDAC ${ }^{\ominus}$ and waveform generator is a high performance quad DAC integrating on-chip pattern memory for complex waveform generation with a direct digital synthesizer (DDS). The DDS is a 12-bit output, up to 180 MHz master clock sinewave generator with a 24-bit tuning word allowing $10.8 \mathrm{~Hz} / \mathrm{LSB}$ frequency resolution. The DDS has a single frequency output for all four DACs and independent programmable phase shift outputs for each of the four DACs.

SRAM data can include directly generated stored waveforms, amplitude modulation patterns applied to DDS outputs, or DDS frequency tuning words.

An internal pattern control state machine allows the user to program the pattern period for all four DACs as well as the start delay within the pattern period for the signal output on each DAC channel.

An SPI interface is used to configure the digital waveform generator and load patterns into the SRAM.

There are gain adjustment factors and offset adjustments applied to the digital signals on their way into the four DACs.
The AD9106 offers exceptional ac and dc performance and supports DAC sampling rates up to 180 MSPS. The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9106 make it well suited for portable and low power applications.

## AD9106* Product Page Quick Links

Last Content Update: 11/01/2016

## Comparable Parts $\square$

View a parametric search of comparable parts

## Evaluation Kits

- AD9106 Evaluation Board


## Documentation

## Data Sheet

- AD9106: Quad, Low Power, 12-Bit, 180 MSPS, Digital-toAnalog Converter and Waveform Generator Data Sheet


## Tools and Simulations

- AD9106 IBIS Model


## Reference Materials 느

## Informational

- Advantiv ${ }^{\mathrm{TM}}$ Advanced TV Solutions

Press

- Quad 12-Bit and Single 14-Bit, 180-MSPS D/A Converters Integrate Complex Waveform Generation Function


## Design Resources

- AD9106 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## Discussions

View all AD9106 EngineerZone Discussions

## Sample and Buy

Visit the product page to see pricing options

## Technical Support느

Submit a technical question or find your regional support number

[^0]
## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description .....  1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
DC Specifications (3.3 V) ..... 4
DC Specifications (1.8 V) ..... 5
Digital Timing Specifications (3.3 V) ..... 6
Digital Timing Specifications (1.8 V) ..... 6
Input/Output Signal Specifications .....  7
AC Specifications (3.3 V) ..... 8
AC Specifications ( 1.8 V ) .....  8
Power Supply Voltage Inputs and Power Dissipation .....  9
Absolute Maximum Ratings ..... 10
Thermal Resistance ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics ..... 13
Terminology ..... 19
Theory of Operation ..... 20
SPI Port ..... 21
DAC Transfer Function ..... 22
REVISION HISTORY
2/13—Rev. 0 to Rev. A
Updated Format ..... Universal
Changes to Features Section .....  1
Changes to Figure 1 ..... 3
Deleted Figure 20; Renumbered Sequentially ..... 16
Changes to Figure 31 ..... 20
Changes to Table 13 ..... 22
Deleted Recommendations When Using an External Reference Section ..... 23
11/12-Revision 0: Initial Version
Analog Current Outputs ..... 22
Setting Ioutrsx, DAC Gain ..... 22
Automatic Ioutesx Calibration ..... 23
Clock Input ..... 23
DAC Output Clock Edge ..... 24
Generating Signal Patterns ..... 24
Pattern Generator Programming ..... 25
DACx Input Data Paths ..... 25
DOUT Function ..... 26
Direct Digital Synthesizer (DDS) ..... 26
SRAM ..... 27
Sawtooth Generator ..... 27
Pseudo-Random Signal Generator ..... 27
DC Constant ..... 27
Power Supply Notes ..... 27
Power-Down Capabilities. ..... 27
Applications Information ..... 28
Signal Generation Examples ..... 28
Register Map ..... 30
Register Descriptions ..... 33
Outline Dimensions ..... 48
Ordering Guide ..... 48

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## AD9106

## SPECIFICATIONS

## DC SPECIFICATIONS (3.3 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$; internal CLDO, DLDO1, and DLDO2; Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 12 |  | Bits |
| ACCURACY at 3.3 V <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.5 \end{aligned}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| DAC OUTPUTS <br> Offset Error <br> Gain Error Internal Reference—No Automatic loutrs Calibration <br> Full-Scale Output Current ${ }^{1}$ at 3.3 V <br> Output Resistance <br> Output Compliance Voltage <br> Crosstalk, DAC to DAC (fout $=10 \mathrm{MHz}$ ) <br> Crosstalk, DAC to DAC (fout $=60 \mathrm{MHz}$ ) | $\begin{aligned} & -1.0 \\ & 2 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \pm .00025 \\ & 4 \\ & 200 \\ & \\ & 96 \\ & 82 \end{aligned}$ | $\begin{aligned} & +1.0 \\ & 8 \\ & +1.0 \end{aligned}$ | \% of FSR <br> \% of FSR <br> mA <br> $\mathrm{M} \Omega$ <br> V <br> dBC <br> dBc |
| DAC TEMPERATURE DRIFT <br> Gain with Internal Reference Internal Reference Voltage |  | $\begin{aligned} & \pm 251 \\ & \pm 119 \end{aligned}$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE OUTPUT <br> Internal Reference Voltage with AVDD $=3.3 \mathrm{~V}$ <br> Output Resistance | 0.8 | $\begin{aligned} & 1.0 \\ & 10 \end{aligned}$ | 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| REFERENCE INPUT <br> Voltage Compliance Input Resistance External, Reference Mode | 0.1 |  | 1.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{M} \Omega \end{aligned}$ |
| DAC MATCHING <br> Gain Matching-No Automatic loutrs Calibration |  | $\pm 0.75$ |  | \% of FSR |

[^1]
## DC SPECIFICATIONS ( $\mathbf{1 . 8} \mathbf{~ V}$ )

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=\mathrm{DLDO} 1=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V}$, Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 12 |  | Bits |
| ACCURACY at 1.8 V <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| DAC OUTPUTS <br> Offset Error <br> Gain Error Internal Reference—No Automatic loutrs Calibration <br> Full-Scale Output Current ${ }^{1}$ at 1.8 V <br> Output Resistance <br> Output Compliance Voltage <br> Crosstalk, DAC to DAC (fout $=30 \mathrm{MHz}$ ) <br> Crosstalk, DAC to DAC (fout $=60 \mathrm{MHz}$ ) | $\begin{aligned} & -1.0 \\ & 2 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \pm .00025 \\ & 4 \\ & 200 \\ & \\ & 94 \\ & 78 \end{aligned}$ | $\begin{aligned} & +1.0 \\ & 4 \\ & +1.0 \end{aligned}$ | \% of FSR <br> \% of FSR <br> mA <br> $\mathrm{M} \Omega$ <br> V <br> dB <br> dB |
| DAC TEMPERATURE DRIFT <br> Gain Reference Voltage |  | $\begin{aligned} & \pm 228 \\ & \pm 131 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| REFERENCE OUTPUT <br> Internal Reference Voltage with AVDD $=1.8 \mathrm{~V}$ Output Resistance | 0.8 | $\begin{aligned} & 1.0 \\ & 10 \end{aligned}$ | 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| REFERENCE INPUT <br> Voltage Compliance <br> Input Resistance External, Reference Mode | 0.1 |  | 1.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{M} \Omega \end{aligned}$ |
| DAC MATCHING Gain Matching-No Automatic loutrs Calibration |  | $\pm 0.75$ |  | \% of FSR |

[^2]
## AD9106

## DIGITAL TIMING SPECIFICATIONS (3.3 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$; internal CLDO, DLDO1, and DLDO2; Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 3.

| Parameter | Min | Typ | Max |
| :--- | :--- | :--- | :--- |
| DAC CLOCK INPUT (CLKIN) |  |  |  |
| Maximum Clock Rate | 180 |  |  |
| SERIAL PERIPHERAL INTERFACE |  |  |  |
| Maximum Clock Rate (SCLK) | 80 |  | MHz |
| Minimum Pulse Width High |  | ns |  |
| Minimum Pulse Width Low | 4.0 | 6.25 | ns |
| Setup Time SDIO to SCLK | 5.0 |  | ns |
| Hold Time SDIO to SCLK | 4.0 | 6.2 | ns |
| Output Data Valid SCLK to SDO or SDIO |  | ns |  |
| Setup Time $\overline{C S}$ to SCLK |  | ns |  |

## DIGITAL TIMING SPECIFICATIONS (1.8 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=\mathrm{DLDO1}=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V}$, Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 4.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| DAC CLOCK INPUT (CLKIN) |  |  |  |  |
| Maximum Clock Rate | 180 |  |  | MSPS |
| SERIAL PERIPHERAL INTERFACE |  |  |  |  |
| Maximum Clock Rate (SCLK) | 80 |  |  | MHz |
| Minimum Pulse Width High |  | 6.25 |  | ns |
| Minimum Pulse Width Low |  | 6.25 |  | ns |
| Setup Time SDIO to SCLK | 4.0 |  |  | ns |
| Hold Time SDIO to SCLK | 5.0 |  |  | ns |
| Output Data Valid SCLK to SDO or SDIO |  | 8.8 |  | ns |
| Setup Time $\overline{C S}$ to SCLK | 4.0 |  |  | ns |

## Data Sheet <br> AD9106

## INPUT/OUTPUT SIGNAL SPECIFICATIONS

Table 5.

| Parameter | Test Conditions/ Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```CMOS INPUT LOGIC LEVEL (SCLK, \overline{CS}, SDIO, SDO/SDI2/DOUT, \overline{RESET,} TRIGGER) Input VIN Logic High Input ViN Logic Low``` | $\begin{aligned} & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \\ & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.53 \\ & 2.475 \end{aligned}$ |  | $\begin{aligned} & 0.27 \\ & 0.825 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| ```CMOS OUTPUT LOGIC LEVEL (SDIO, SDO/SDI2/DOUT) Output Vout Logic High Output Vout Logic Low``` | $\begin{aligned} & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \\ & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.79 \\ & 3.28 \end{aligned}$ |  | $\begin{aligned} & 0.25 \\ & 0.625 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DAC CLOCK INPUT (CLKP, CLKN) <br> Minimum Peak-to-Peak Differential Input Voltage, Vcıkp/Vcıkn <br> Maximum Voltage at $V_{\text {CLKP }}$ or $V_{\text {CLKN }}$ <br> Minimum Voltage at $V_{\text {CLKP }}$ or $V_{\text {CLKN }}$ <br> Common-Mode Voltage Generated on Chip |  |  | $\begin{aligned} & 150 \\ & \text { V DVDD } \\ & \text { V DGND } \\ & 0.9 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |

## AD9106

## AC SPECIFICATIONS (3.3 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$; internal CLDO, DLDO1, and DLDO2; Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 6.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SPURIOUS FREE DYNAMIC RANGE (SFDR) $\begin{aligned} & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\mathrm{out}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\text {OUT }}=50 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 86 \\ & 73 \end{aligned}$ |  | dBc <br> dBc |
| ```TWO-TONE INTERMODULATION DISTORTION (IMD) fDAC = 180 MSPS, fout = 10 MHz fDAC = 180 MSPS, fout = 50 MHz``` |  | $\begin{aligned} & 92 \\ & 77 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| ```NSD fDAC = 180 MSPS, fout = 50 MHz``` |  | -167 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| PHASE NOISE at 1 kHz FROM CARRIER $\mathrm{f}_{\text {DAC }}=180 \mathrm{MSPS}$, fout $=10 \mathrm{MHz}$ |  | -135 |  | dBc/Hz |
| DYNAMIC PERFORMANCE <br> Output Settling Time, Full Scale Output Step (to 0.1\%) ${ }^{1}$ <br> Trigger to Output Delay, $\mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}^{2}$ <br> Rise Time, Full-Scale Swing ${ }^{1}$ <br> Fall Time, Full-Scale Swing ${ }^{1}$ |  | $\begin{aligned} & 31.2 \\ & 96 \\ & 3.25 \\ & 3.26 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |

${ }^{1}$ Based on the $85 \Omega$ resistors from DAC output terminals to ground.
${ }^{2}$ Start delay $=0$ fDAC clock cycles.

## AC SPECIFICATIONS (1.8 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=\mathrm{DLDO1}=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V}$, Ioutrs $=4 \mathrm{~mA}$, maximum sample rate, unless otherwise noted.

Table 7.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SPURIOUS FREE DYNAMIC RANGE (SFDR) $\begin{aligned} & f_{\text {DAC }}=180 \mathrm{MSPS}, \mathrm{f}_{\text {out }}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\mathrm{out}}=50 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 83 \\ & 74 \end{aligned}$ |  | dBc <br> dBc |
| TWO-TONE INTERMODULATION DISTORTION (IMD) $\begin{aligned} & f_{\text {DAC }}=180 \mathrm{MSPS}, \mathrm{f}_{\text {out }}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\text {out }}=50 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 91 \\ & 83 \\ & \hline \end{aligned}$ |  | dBc <br> dBc |
| $\begin{aligned} & \text { NSD } \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \text { fout }=50 \mathrm{MHz} \end{aligned}$ |  | -163 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| PHASE NOISE at 1 kHz FROM CARRIER $f_{\text {DAC }}=180 \mathrm{MSPS}, \mathrm{fout}=10 \mathrm{MHz}$ |  | -135 |  | dBc/Hz |
| DYNAMIC PERFORMANCE <br> Output Settling Time (to $0.1 \%)^{1}$ <br> Trigger to Output Delay, $\mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}^{2}$ <br> Rise Time ${ }^{1}$ <br> Fall Time ${ }^{1}$ |  | $\begin{aligned} & 31.2 \\ & 96 \\ & 3.25 \\ & 3.26 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |

[^3]
## POWER SUPPLY VOLTAGE INPUTS AND POWER DISSIPATION

Table 8.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SUPPLY VOLTAGES AVDD1, AVDD2 CLKVDD CLDO | On-chip LDO not in use | $\begin{aligned} & 1.7 \\ & 1.7 \\ & 1.7 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 3.6 \\ 3.6 \\ 1.9 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DIGITAL SUPPLY VOLTAGES DVDD DLDO1, DLDO2 | On-chip LDO not in use | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ |  | $\begin{aligned} & 3.6 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER CONSUMPTION <br> $f_{\text {DAC }}=180$ MSPS, Pure CW Sine Wave <br> Iavdd <br> Idvod <br> DDS Only <br> RAM Only <br> DDS and RAM Only <br> Ilıkvdd <br> Power-Down Mode | AVDD $=3.3 \mathrm{~V}$, DVDD $=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, and DLDO2 <br> 12.5 MHz (DDS only), all four DACs <br> CW sine wave output <br> $50 \%$ duty cycle FS pulse output <br> $50 \%$ duty cycle sine wave output <br> REF_PDN $=0$, DACs sleep, CLK power down, external CLK, and supplies on |  | $\begin{aligned} & 315.25 \\ & 28.51 \\ & 60.3 \\ & 27.1 \\ & 39.75 \\ & 6.72 \\ & 4.73 \end{aligned}$ |  | mW <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW |
| POWER CONSUMPTION <br> $f_{\text {DAC }}=180$ MSPS, Pure CW Sine Wave <br> lavdd <br> IDVDD <br> IDLDO2 <br> DDS Only <br> RAM Only <br> DDS and RAM Only-50\% Duty Cycle Sine <br> Wave Output <br> IdLDo1 <br> lakvid <br> Ialdo <br> Power-Down Mode | $\begin{aligned} & \text { AVDD }=1.8 \mathrm{~V}, \text { DVDD }=\mathrm{DLDO} 1=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}= \\ & 1.8 \mathrm{~V} \\ & 12.5 \mathrm{MHz} \text { (DDS only) } \end{aligned}$ <br> CW sine wave output <br> $50 \%$ duty cycle FS pulse output <br> REF_PDN $=0$, DACs sleep, CLK power down, external CLK, and supplies on |  | $\begin{aligned} & 167 \\ & 28.14 \\ & 0.151 \\ & \\ & 53.75 \\ & 17.78 \\ & 35.4 \\ & \\ & 4.0 \\ & 0.0096 \\ & 6.6 \\ & 1.49 \end{aligned}$ |  | mW <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW |

## ABSOLUTE MAXIMUM RATINGS

Table 9.

| Parameter | Rating |
| :---: | :---: |
| AVDD1, AVDD2, DVDD to AGND, DGND, CLKGND | -0.3 V to +3.9 V |
| CLKVDD to AGND, DGND, CLKGND | -0.3 V to +3.9 V |
| CLDO, DLDO1, DLDO2 to AGND, DGND, CLKGND | -0.3 V to +2.2 V |
| AGND to DGND, CLKGND | -0.3 V to +0.3 V |
| DGND to AGND, CLKGND | -0.3 V to +0.3 V |
| CLKGND to AGND, DGND | -0.3 V to +0.3 V |
| $\begin{gathered} \overline{\mathrm{CS}}, \text { SDIO, SCLK, SDO/SDI2/DOUT, } \\ \overline{\text { RESET }}, \frac{\text { TRIGGER to DGND }}{} \text {, } \end{gathered}$ | -0.3 V to DVDD +0.3 V |
| CLKP, CLKN to CLKGND | -0.3 V to CLKVDD +0.3 V |
| REFIO to AGND | -1.0 V to AVDD +0.3 V |
| IOUTP1, IOUTN1, IOUTP2, IOUTN2, IOUTP3, IOUTN3, IOUTP4, IOUTN4 to AGND | -0.3 V to DVDD +0.3 V |
| FSADJ1, FSADJ2/CAL_SENSE, F4DJ3, FSADJ4 to AGND | -0.3 V to AVDD +0.3 V |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a standard circuit board for surface-mount packages. $\theta_{\mathrm{JC}}$ is measured from the solder side (bottom) of the package.

Table 10. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{J B}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| 32-Lead LFCSP with <br> Exposed Paddle | 30.18 | 6.59 | 3.84 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO DGND.

Figure 2. Pin Configuration
Table 11. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | SCLK | SPI Clock Input. |
| 2 | SDIO | SPI Data Input/Output. Primary bidirectional data line for the SPI port. |
| 3 | DGND | Digital Ground. |
| 4 | DLDO2 | 1.8 V Internal Digital LDO1 Output. When the internal digital LDO1 is enabled, this pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 5 | DVDD | 3.3 V External Digital Power Supply. DVDD defines the level of the digital interface of the AD9106 (SPI interface). |
| 6 | DLDO1 | 1.8 V Internal Digital LDO2 Outputs. When the internal digital LDO2 is enabled, this pin should be bypassed with a $0.1 \mu$ Fcapacitor. |
| 7 | SDO/SDI2/DOUT | Digital I/O Pin. <br> In 4-wire SPI mode, this pin outputs the data from the SPI. <br> In double SPI mode, this pin is a second data input line, SDI2, for the SPI port used to write to the SRAM. <br> In data output mode, this terminal is a programmable pulse output. |
| 8 | $\overline{C S}$ | SPI Port Chip Select, Active Low. |
| 9 | $\overline{\text { RESET }}$ | Active Low Reset Pin. Resets registers to their default values. |
| 10 | IOUTP4 | DAC4 Current Output, Positive Side. |
| 11 | IOUTN4 | DAC4 Current Output, Negative Side. |
| 12 | AVDD2 | 1.8 V to 3.3 V Power Supply Input for DAC3 and DAC4. |
| 13 | IOUTN3 | DAC3 Current Output, Negative Side. |
| 14 | IOUTP3 | DAC3 Current Output, Positive Side. |
| 15 | AGND | Analog Ground. |
| 16 | FSADJ3 | External Full-Scale Current Output Adjust for DAC3. |
| 17 | FSADJ4 | External Full-Scale Current Output Adjust for DAC4. |
| 18 | REFIO | DAC Voltage Reference Input/Output. |
| 19 | CLKGND | Clock Ground. |
| 20 | CLKN | Clock Input, Negative Side. |
| 21 | CLKP | Clock Input, Positive Side. |
| 22 | CLDO | Clock Power Supply Output (Internal Regulator in Use), Clock Power Supply Input (Internal Regulator Bypassed). |
| 23 | CLKVDD | Clock Power Supply Input. |
| 24 | FSADJ2/CAL_SENSE | External Full-Scale Current Output Adjust for DAC2 or Sense Input for Automatic loutrs Calibration. |
| 25 | FSADJ1 | External Full-Scale Current Output Adjust for DAC1 or Full-Scale Current Output Adjust Reference for Automatic loutrs Calibration. |
| 26 | AGND | Analog Ground. |
| 27 | IOUTP1 | DAC1 Current Output, Positive Side. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 28 | IOUTN1 | DAC1 Current Output, Negative Side. |
| 29 | AVDD1 | 1.8 V to 3.3 V Power Supply Input for DAC1 and DAC2. |
| 30 | IOUTN2 | DAC2 Current Output, Negative Side. |
| 31 | IOUTP2 | DAC2 Current Output, Positive Side. |
| 32 | TRIGGER | Pattern Trigger Input. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to DGND. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, and DLDO2.


Figure 3. SFDR, 2nd and 3rd Harmonics at loutfs $=8 \mathrm{~mA}$ vs. Fout


Figure 4. SFDR, 2nd and 3rd Harmonics at loutrs $=4 \mathrm{~mA}$ vs. Fout


Figure 5. SFDR, 2nd and 3rd Harmonics at loutfs $=2 \mathrm{~mA}$ vs. Fout


Figure 6. SFDR at Three Ioutfs vs. Fout


Figure 7. SFDR at Three Temperatures vs. Fout


Figure 8. SFDR at Three FAA vs. Fout


Figure 9. Output Spectrum Fout $=13.87 \mathrm{MHz}$


Figure 10. IMD vs. Fout, Three F DAC $^{\text {Values }}$


Figure 11. IMD vs. Fout, Three Ioutfs Values


Figure 12. IMD vs. Fout, All Four DACs


Figure 13. NSD vs. Fout, Three loutfs Values


Figure 14. NSD vs. Fout at Three Temperatures


Figure 15. DNL, Three Ioutfs Values


Figure 16. INL, Three loutfs Values


Figure 17. Phase Noise

## AD9106

$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=\mathrm{DLDO1}=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V}$.


Figure 18. SFDR, 2nd and 3rd Harmonics at loutes $=4 \mathrm{~mA}$ vs. Fout


Figure 19. SFDR, 2nd and 3rd Harmonics at loutes $=2 m A$ vs. Fout


Figure 20. SFDR at Two loutfs vs. Fout


Figure 21. SFDR at Three Temperatures vs. Fout


Figure 22. SFDR at Three F DAC vs. Fout


Figure 23. Output Spectrum Fout $=13.87 \mathrm{MHz}$


Figure 24. IMD vs. Fout, Three Fout Values


Figure 25. IMD vs. Fout, Two loutfs Values


Figure 26. IMD vs. Fout, All Four DACs


Figure 27. NSD vs. Fout, Two loutrs Values


Figure 28. NSD vs. Fout at Three Temperatures


Figure 29. DNL, Three loutfs Values


Figure 30. INL, Two loutrs Values

## TERMINOLOGY

## Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

## Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

## Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

## Offset Error

Offset error is the deviation of the output current from the ideal of zero. For IOUTPx, 0 mA output is expected when the inputs are all 0 s . For IOUTNz, 0 mA output is expected when all inputs are set to 1 .

## Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1 , minus the output when all inputs are set to 0 . The ideal gain is calculated using the measured VREF. Therefore, the gain error does not include effects of the reference.

## Output Compliance Voltage

Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

## Temperature Drift

Temperature drift is specified as the maximum change from the ambient $\left(25^{\circ} \mathrm{C}\right)$ value to the value at either $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$. For offset and gain drift, the drift is reported in ppm of fullscale range (FSR) per ${ }^{\circ} \mathrm{C}$. For reference drift, the drift is reported in ppm per ${ }^{\circ} \mathrm{C}$.

## Power Supply Rejection

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

## Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

## Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds ( $\mathrm{pV}-\mathrm{s}$ ).

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels ( dB ), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.
Noise Spectral Density (NSD)
Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.

## THEORY OF OPERATION



Figure 31. AD9106 Block Diagram

Figure 31 is a block diagram of the AD9106. The AD9106 has four 12-bit current output DACs.
The DACs use a single common voltage reference. An on-chip band gap reference is provided. Optionally, an off-chip voltage reference may be used. Full-scale DAC output current, also known as gain, is governed by the current, $\mathrm{I}_{\text {REF }} . \mathrm{I}_{\text {Ref }}$ is the current that flows through each $\mathrm{I}_{\text {REF }}$ resistor. Each DAC has its own $\mathrm{I}_{\text {ReF }}$ set resistor. These resistors may be on or off chip at the discretion of the user. When on-chip Rset resistors are in use DAC gain accuracy can be improved by employing the product's built in automatic gain calibration capability. Automatic calibration may be used with the on-chip reference or an external REFIO voltage. A procedure for automatic gain calibration is presented in this section.
The power supply rails for the AD9106 are AVDD for analog circuits, CLKVDD/CLDO for clock input receiver and DVDD/DLDO1/DLDO2 for digital I/O and for the on-chip digital data path. AVDD, DVDD, and CLKVDD can range from 1.8 V to 3.3 V nominal. DLDO1, DLDO2, and CLDO run at 1.8 V . If $\mathrm{DVDD}=1.8 \mathrm{~V}$, then DLDO1 and DLDO2 should both
be connected to DVDD, with the on-chip LDOs disabled. All three supplies are provided externally in this case. This also applies to CLKVDD and CLDO if CLKVDD $=1.8 \mathrm{~V}$.
Digital signals input to the four DACs are generated by on-chip digital waveform generation resources. Twelve-bit samples are input to each DAC at the CLKP/CLKN sample rate from a dedicated digital data path. Each DAC's data path includes gain and offset corrections and a digital waveform source selection multiplexer. Waveform sources are SRAM, direct digital synthesizer (DDS), DDS output amplitude modulated by SRAM data, a sawtooth generator, dc constant, and a pseudo-random sequence generator. The waveforms output by the source selection multiplexer have programmable pattern characteristics. The waveforms can be set up to be continuous, continuous pulsed (fixed pattern period and start delay within each pattern period), or finite pulsed (a set number of pattern periods are output, then the pattern stops).
Pulsed waveforms (finite or continuous) have a programmed pattern period and start delay. The waveform is present in each
pulse period following the global (applies to all four DACs) programmed pattern period start and each DAC's start delay.
An SPI port enables loading of data into SRAM and programming of all the control registers inside the device.

## SPI PORT

The AD9106 provides a flexible, synchronous serial communications (SPI) port that allows easy interfacing to ASICs, FPGAs, and industry standard microcontrollers. The interface allows read/write access to all registers that configure the AD9106 and to the on-chip SRAM. Its data rate can be up to the SCLK clock speed shown in Table 3 and Table 4.

The SPI interface operates as a standard synchronous serial communication port. $\overline{\mathrm{CS}}$ is a low true chip select. When $\overline{\mathrm{CS}}$ goes true, SPI address and data transfer begins. The first bit coming from the SPI master on SDIO is a read/write indicator (high for read, low for write). The next 15-bits are the initial register address. The SPI port automatically increments the register address if $\overline{\mathrm{CS}}$ stays low beyond the first data word allowing writes to or reads from a set of contiguous addresses.

Table 12. Command Word
MSB

| DB15 | DB14 | DB13 | DB12 | $\ldots$ | DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R $\bar{W}$ | A14 | A13 | A12 | $\ldots$ | A2 | A1 | A0 |

When the first bit of this command byte is a logic low ( $\mathrm{R} \overline{\mathrm{W}}$ bit $=0$ ), the SPI command is a write operation. In this case, SDIO remains an input (see Figure 32).


Figure 32. Serial Register Interface Timing, MSB First Write, 3-Wire SPI
When the first bit of this command byte is a logic high ( $\mathrm{R} \overline{\mathrm{W}}$ bit $=1$ ), the SPI command is a read operation. In this case, data is driven out of the SPI port as shown in Figure 33 and Figure 34. The SPI communication finishes after the $\overline{\mathrm{CS}}$ pin goes high.


Figure 33. Serial Register Interface Timing, MSB First Read, 3-Wire SPI


Figure 34. Serial Register Interface Timing, MSB First Read, 4-Wire SPI

## Writing to On-Chip SRAM

The AD9106 includes an internal $4096 \times 12$ SRAM. The SRAM address space is $0 \times 6000$ to $0 \times 6 \mathrm{FFF}$ of the AD9106 SPI address map.

## Double SPI for Write for SRAM

The time to write data to the entire SRAM can be halved using the SPI access mode shown in Figure 35. The SDO/SDI2/ DOUT line becomes a second serial data input line, doubling the achievable update rate of the on-chip SRAM. SDO/SDI2/ DOUT is write-only in this mode. The entire SRAM can be written in $(2+2 \times 4096) \times 8 /\left(2 \times \mathrm{F}_{\text {SCLK }}\right)$ seconds.


## Configuration Register Update Procedure

Most SPI accessible registers are double buffered. An active register set controls operation of the AD9106 during pattern generation. A set of shadow registers stores updated register values. Register updates can be written at any time and when the configuration update is complete, a 1 is written to the UPDATE bit in the RAMUPDATE register. The UPDATE bit arms the register set for transfer from shadow registers to active registers. The AD9106 will perform this transfer automatically the next time the pattern generator is off. This procedure does not apply to the $4 \mathrm{~K} \times 12$ SRAM. Refer to the SRAM section for the SRAM update procedure.

## DAC TRANSFER FUNCTION

The AD9106 DACs provide four differential current outputs: IOUTP1/IOUTN1, IOUTP2/IOUTN2, IOUTP3/IOUTN3, and IOUTP4/IOUTN4.

The DAC output current equations are as follows:

$$
\begin{equation*}
\text { IOUTP } x=I_{\text {OUTFSx }} \times x \text { DAC INPUT CODE } / 2^{12} \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
\text { IOUTN } x=I_{\text {oUTFSx }} \times\left(\left(2^{12}-1\right)-x D A C \text { INPUT CODE }\right) / 2^{12} \tag{2}
\end{equation*}
$$

where:
$x D A C$ INPUT CODE $=0$ to $2^{12}-1$.
$I_{\text {outes }}=$ full-scale current or DAC gain set independently for each DAC.

$$
\begin{equation*}
I_{o U T F S x}=32 \times I_{\text {IREFx }} \tag{3}
\end{equation*}
$$

where:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{REFx}}=V_{\text {REFIO }} / x R_{\text {SET }} \tag{4}
\end{equation*}
$$

$\mathrm{I}_{\text {REfx }}$ is the current that flows through each $\mathrm{I}_{\text {Refx }}$ resistor. Each DAC has its own $\mathrm{I}_{\text {Ref }}$ set resistor. $\mathrm{I}_{\text {REF }}$ resistors may be on or off chip at the users' discretion. When on-chip $x R_{\text {SET }}$ resistors are in use, DAC gain accuracy can be improved by employing the product's built in automatic gain calibration capability.

## ANALOG CURRENT OUTPUTS

Optimum linearity and noise performance of DAC outputs can be achieved when they are connected differentially to an amplifier or a transformer. In these configurations, commonmode signals at the DAC outputs are rejected.
The output compliance voltage specifications shown in Table 1 and Table 2 must be adhered to for the performance specifications in these tables to be met.

## SETTING Ioutrsx, DAC GAIN

As expressed in Equation 3 and Equation 4, DAC gain (Ioutrsx) is a function of the reference voltage at the REFIO terminal and $x$ Rest $_{\text {ser }}$ for each DAC.

## Voltage Reference

The AD9106 contains an internal 1.0 V nominal band gap reference. The internal reference may be used. Alternatively, it can be replaced by a more accurate off-chip reference. An external reference can provide tighter reference voltage tolerances and/or lower temperature drift than the on-chip band gap.
By default, the on-chip reference is powered up and ready to be used. When using the on-chip reference, the REFIO terminal needs to be decoupled to AGND using a $0.1 \mu \mathrm{~F}$ capacitor as shown in Figure 36.


Figure 36. On-Chip Reference with External xRSET Resistor
Table 13 summarizes reference connections and programming.
Table 13. Reference Operation

| Reference Mode | REFIO Pin |
| :--- | :--- |
| Internal | Connect $0.1 \mu \mathrm{~F}$ capacitor |
| External | Connect off-chip reference |

## Programming Internal $V_{\text {REFIO }}$

The internal REFIO voltage level is programmable.
When the internal voltage reference is in use, the BGDR field in the lower six bits in Register 0x03 adjusts the $V_{\text {refio }}$ level. This adds or subtracts up to $20 \%$ from the nominal band gap voltage on REFIO. The voltage across the FSADJx resistors tracks this change. As a result, Irefx varies by the same amount. Figure 37 shows $V_{\text {refio }}$ vs. BGDR code for an on-chip reference with a default voltage $(B G D R=0 \times 00)$ of 1.04 V .


Figure 37. Typical $V_{\text {ReF }}$ Voltage vs. BGDR

## $x R_{\text {SET }}$ Resistors

$x R_{\text {SET }}$ in Equation 4 for each DAC can be an internal resistor or a board level resistor of the users choosing connected to the appropriate FSADJx terminal.
To make use of on-chip $x R_{\text {SET }}$ resistors, Bit15 of Register $0 \times 0 \mathrm{C}$, Register 0x0B, Register 0x0A, and Register 0x09 for DAC1, DAC2, DAC3, and DAC4, respectively, are set to Logic 1. Bits[4:0] of Register 0x0C, Register 0x0B, Register 0x0A, and Register 0x09 are used to manually program values for the on-chip $\mathrm{xR}_{\text {SET }}$ associated with DAC1, DAC2, DAC3, and DAC4, respectively.

## AUTOMATIC I Ioutrsx CALIBRATION

Many applications require tight DAC gain control. The AD9106 provides an automatic Ioutfsx calibration procedure used with on-chip $x R_{\text {SET }}$ resistors only. The voltage reference $V_{\text {refio }}$ can be the on-chip reference or an off-chip reference. The automatic calibration procedure does a fine adjustment of each internal $\mathrm{xR}_{\text {SEt }}$ value and each current $\mathrm{I}_{\text {Refx }}$.

When using automatic calibration the following board-level connections are required:

1. Connect FSADJ1 and FSADJ2/CAL_SENSE together.
2. A resistor should be installed between FSADJ2/

CAL_SENSE and ground. The value of this resistor should be $\mathrm{R}_{\text {Cal_sense }}=32 \times \mathrm{V}_{\text {refio }} /$ Ioutps where Ioutfs is the target full-scale current for all four DACs.

Automatic calibration uses an internal clock. This calibration clock is equal to the DAC clock divided by the division factor
chosen by the CAL_CLK_DIV bits of Register 0x0D. Each calibration cycle is between 4 and 512 DAC clock cycles, depending on the value of CAL_CLK_DIV[2:0]. The frequency of the calibration clock should be less than 500 kHz .

To perform an automatic calibration, follow these steps:

1. Set the calibration ranges in Registers $0 \times 08[7: 0]$ and $0 \times 0 \mathrm{D}[5: 4]$ to their minimum values to allow best calibration.
2. Enable the calibration clock bit, CAL_CLK_EN, in Register 0x0D.
3. Set the divider ratio for the calibration clock by setting CAL_CLK_DIV[2:0] bits in Register 0x0D. The default is 512.
4. Set the CAL_MODE_EN bit in Register 0x0D to Logic 1.
5. Set the START_CAL bit in Register 0x000E to Logic 1. This begins the calibration of the comparator, $\mathrm{xR}_{\text {SET }}$ and gain.
6. The CAL_MODE flag in Register 0x000D will go to Logic 1 while the part is calibrating. The CAL_FIN flag in Register 0x0E will go to Logic 1 when the calibration is complete.
7. Set the START_CAL bit in Register 0x0E to Logic 0 .
8. After calibration, verify that the overflow and underflow flags in Register 0x0D are not set (Bits[14:8]). If they are, change the corresponding calibration range to the next larger range and begin again at Step 5.
9. If no flag is set, read the DACx_RSET_CAL and DACx_AGAIN_CAL values in the DACxRSET[12:8] and DACxGAIN[14:8] registers, respectively, and write them into their corresponding DACxRSET and DACxAGAIN registers.
10. Reset the CAL_MODE_EN bit and the calibration clock bit CAL_CLK_EN in Register 0x0D to Logic 0 to disable the calibration clock.
11. Set the CAL_MODE_EN bit in Register 0x0D to Logic 0 . This sets the RSET and gain control muxes towards the regular registers.
12. Disable the calibration clock bit, CAL_CLK_EN, in Register 0x0D.
To reset the calibration, pulse the CAL_RESET bit in Register 0x0D to Logic 1 and Logic 0, pulse the $\overline{\operatorname{RESET}}$ pin, or pulse the RESET bit in the SPICONFIG register.

## CLOCK INPUT

For optimum DAC performance, the AD9106 clock input signal pair (CLKP/CLKN) should be a very low jitter, fast rise time differential signal. The clock receiver generates its own commonmode voltage requiring these two inputs to be ac-coupled.
Figure 38 shows the recommended interface to a number of Analog Devices, Inc., LVDS clock drivers that work well with the AD9106. A $100 \Omega$ termination resistor and two $0.1 \mu \mathrm{~F}$ coupling capacitors are used. Figure 40 shows an interface to an Analog Devices differential PECL driver. Figure 41 shows a single-ended-to-differential converter using a balun driving CLKP/CLKN, the preferred methods for clocking the AD9106.


Figure 38. Differential LVDS Clock Input
In applications where the analog output signals are at low frequencies, it is acceptable to drive the AD9106 clock input with a single-ended CMOS signal. Figure 39 shows such an interface. CLKP is driven directly from a CMOS gate, and the CLKN pin is bypassed to ground with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $39 \mathrm{k} \Omega$ resistor. The optional resistor is a series termination.


Figure 39. Single-Ended 1.8 V CMOS Sample Clock

*50 $\Omega$ RESISTORS ARE OPTIONAL.
Figure 40. Differential PECL Sample Clock


Figure 41. Transformer Coupled Clock

## DAC OUTPUT CLOCK EDGE

Each of the four DACs can be configured independently to output samples on the rising or falling edge of the CLKP/CLKN clock input by configuring the DACx_INV_CLK bits in the CLOCKCONFIG register. This functionality sets the DAC output timing resolution at $1 /\left(2 \times \mathrm{F}_{\text {CLKP/CLiKN }}\right)$.

## GENERATING SIGNAL PATTERNS

The AD9106 can generate three types of signal patterns under control of its programmable pattern generator.

- Continuous waveforms
- Periodic pulse train waveforms that repeat indefinitely
- Periodic pulse train waveforms that repeat a finite number of times


## Run Bit

Setting the RUN bit in the PAT_STATUS register to 1 arms the AD9106 for pattern generation. Clearing this bit shuts down the pattern generator as shown in Figure 45.

## Trigger Terminal

A falling edge on the trigger terminal starts the generation of a pattern. If RUN is set, the falling edge of trigger starts pattern generation. As shown in Figure 43, the pattern generator state goes to "pattern on" a number of CLKP/CLKN clock cycles following the falling edge of trigger. This delay is programmed in the PATTERN_DELAY bit field.

The rising edge on the trigger terminal is a request for the termination of pattern generation (see Figure 44).

## Pattern Bit (Read Only)

The read-only PATTERN bit in the PAT_STATUS register indicates, when set to 1 , that the pattern generator is in the "pattern on" state. A 0 indicates that the pattern generator is in the "pattern off" state.

## Pattern Types

- Continuous waveforms are output by some or all DACx for the duration of the pattern on state of the pattern generator. Continuous waveforms ignore pattern periods.
- Periodic pulse trains that repeat indefinitely are waveforms that are output once during each pattern period. Pattern periods occur one after the other as long as the pattern generator is in the pattern on state.
- Periodic pulse trains that repeat a finite number of times are just like those that repeat indefinitely except that the waveforms are output during a finite number of consecutive pattern periods.


Figure 42. Periodic Pulse Trains output on all DACX

## PATTERN GENERATOR PROGRAMMING

Figure 44 shows periodic pulse train waveforms as seen at the output to each of the four DACx. The four waveforms are generated in each pattern period. Each has its own start delay (START_DLYx), a delay between the start of each pattern period and the start of the waveform. The four DACx waveforms are the same digital signal stored in SRAM and multiplied by the DACx digital gain factor. The SRAM data is read using each DACx address counter simultaneously.

## Setting Pattern Period

Two register bit fields are used to set the pattern period. The PAT_PERIOD_BASE field in the PAT_TIMEBASE register sets the number of CLKP/N clock per PATTERN_PERIOD LSB. The PATTERN_PERIOD is programmed in the PAT_PERIOD register. The longest pattern period available is $65535 \times$ 16/F Clikp/clikn. $^{\text {. }}$

## Setting Waveform Start Delay Base

The waveform start delay base is programmed in the START_DELAY_BASE field of the PAT_TIMEBASE register. Each DACx has a START_DLYx register described in the DACX Input Data Paths section. The start delay base determines how many CLKP/CLKN clock cycles there are per START_DELAYx LSB.


## DACx INPUT DATA PATHS

Each of the four DACx has its own digital data path. Timing in the DACx data paths is governed by the pattern generator. Each DACx data path includes a waveform selector, a waveform repeat controller, RAM output and DDS output multiplier (RAM output can amplitude modulate DDS output), DDSx cycle counter, DACx digital gain multiplier, and a DACx digital offset summer.

## DACx Digital Gain Multiplier

On its way into each DACx, the samples are multiplied by a 12 -bit gain factor that has a range of $\pm 2.0$. These gain values are programmed in the DACx_DGAIN registers.

## DACx Digital Offset Summer

DACx input samples are summed with a 12 -bit dc offset value as well. The dc offset values are programmed in the DACxDOF registers.

## DACx Waveform Selectors

Waveform selector inputs are

- DACx sawtooth generator output
- DACx pseudo random sequence generator output
- DACx dc constant generator output
- DACx pulsed, phase shifted DDS sine wave output
- RAM output
- DACx pulsed, phase shifted DDS sine wave output amplitude modulated by ram output

Waveform selection for each DACx is made by programming the WAVEx_yCONFIG registers.

## DACx Pattern Period Repeat Controller

The PATTERN_RPT bit in the PAT_TYPE register controls whether the pattern output auto repeats (periodic pulse train repeats indefinitely) or repeats a number of consecutive times defined by the DACx_REPEAT_CYCLE fields. The latter are periodic pulse trains that repeat a finite number of times.

## DACx, Number of DDS Cycles

Each DACx input data path establishes the pulse width of the sine wave output from the single common DDS in number of sine wave cycles. The cycle counts are programmed in DDS_CYCx registers.

## DACx DDS Phase Shift

Each DACx input data path shifts the phase of the output of the single common DDS. The phase shift is programmed using the DDSx_PHASE fields.

## DOUT FUNCTION

In applications where AD9106 DACs drive high voltage amplifiers, such as in ultrasound transducer array element driver signal chains, it can be useful to turn on and off each amplifier at precise times relative to the waveform generated by each AD9106 DAC. The SDO/SDI2/DOUT terminal, can be configured to provide this function. One amplifier on/off strobe can be provided for all four DACs.
The SPI interface needs to be configured in 3-wire mode (see Figure 32 and Figure 33). This is accomplished by setting the SPI3WIRE or SPI3WIREM bits in the SPICONFIG register. When SPID_RV or SPI_DRVM of the SPICONFIG register is set to Logic 1, the SDO/SDI2/DOUT terminal provides the DOUT function.

## Manually Controlled DOUT

If DOUT_MODE $=0$ in the DOUT_CONFIG register, DOUT can be turned on or off using the DOUT_VAL bit of that same register.

## Pattern Generator Controlled DOUT

Figure 46 depicts the rising edge of a pattern generator controlled DOUT pulse. Figure 47 shows the falling edge. Pattern generator controlled DOUT is set by setting DOUT_MODE $=1$. Then, the start delay is programmed in the DOUT_START_DLY register and the stop delay is programmed into the DOUT_STOP field of the DOUT_CONFIG register.
DOUT goes high DOUT_START[15:0] CLKP/CLKN cycles after the falling edge of the signal input to the trigger terminal. DOUT stays high as long as a pattern is being generated. DOUT goes low DOUT_STOP[3:0] CLKP/CLKN cycles after the clock edge that causes pattern generation to stop.


Figure 47. DOUT Stop Sequence

## DIRECT DIGITAL SYNTHESIZER (DDS)

The direct digital synthesizer generates a sine wave that can be output on any of the four DACx. The DDS is a global shared signal resource. It can generate one sinusoid at a frequency determined by its tuning word input. The tuning word is 24 bits wide. The resolution of DDS tuning is $\mathrm{F}_{\text {CLKP/CLLKN }} / 2^{24}$. The DDS output frequency is DDS_TW $\times \mathrm{F}_{\text {CLKp/CLKN }} / 2^{24}$.
The DDS tuning word is programmed using one of two methods. For a fixed frequency, DDSTW_MSB and DDSTW_LSB are programmed with a constant. When the frequency of the DDS needs to change within each pattern period, a sequence of values stored in SRAM is combined with a selection of DDSTW_MSB bits to form the tuning word.

## SRAM

The AD9106 $4 \mathrm{~K} \times 12$ SRAM can contain signal samples, amplitude modulation patterns, lists of DDS tuning words, or lists of DDS output phase offset words. Data is written to and read from the memory via the SPI port as long as the SRAM is not actively engaged in pattern generation ( $\mathrm{RUN}=0$ ). To write to SRAM, set up the PAT_STATUS register as follows:

- BUF_READ $=0$
- MEM_ACCESS = 1
- $\operatorname{RUN}=0$

To read data from SRAM, set up the PAT_STATUS as follows:

- BUF_READ = 1
- MEM_ACCESS = 1
- $\quad$ RUN $=0$

The SPI port address space for SRAM is location $0 \times 6000$ through 0x6FFF.
SRAM can be accessed using any of the SPI operating modes shown in Figure 32 through Figure 35. Using the SPI modes of operation shown in Figure 33 and Figure 34, the entire SRAM can be written in $(2+2 \times 4096) \times 8 / \mathrm{F}_{\text {SCLK }}$ seconds. The SRAM is a shared signal generation resource. Data from this one $4 \mathrm{~K} \times 12$ memory can be used to generate signals for all four DAC.
When the PAT_STATUS register RUN bit = 1 (pattern generation enabled), each DACx data path has its own SRAM address counter. Each address counter has its own START_ADDRx and STOP_ADDRx. During each pattern period, data is read from RAM after the START_DELAYx period and while the each address counter is incrementing. SRAM is read simultaneously by all four DACx data paths.

## Incrementing Pattern Generation Mode SRAM Address Counters

Each of the SRAM address counters can be programmed to be incremented by CLKP/CLKN (default) or by the rising edge of the DDSx MSB. DDSx[11:0] are the DDS output samples for a given DACx. The DDS_MSB_ENx bits in the DDSx_CONFIG register make this selection.
As an example, DDSx MSB could be used to clock the address counter when generating a chirp waveform from the DDS using a list of tuning words in SRAM. Each frequency setting dwells for one DDS output sinewave cycle.

## SAWTOOTH GENERATOR

There is a separate sawtooth signal generator for each DACx. When the sawtooth is selected in any of the PRESTORE_SELx fields in the WAV4_3CONFIG or WAV2_1 CONFIG registers, the appropriate sawtooth generator is connected to the desired DACx digital data path.

Sawtooth types, shown in Figure 48, are selected using the SAW_TYPEx fields in the SAWx_yCONFIG registers. The number of samples per sawtooth waveform step is programmed in each SAW_STEPx field.


Figure 48. Sawtooth Patterns

## PSEUDO-RANDOM SIGNAL GENERATOR

The pseudo-random noise generator generates a noise signal on each DACx output if "Pseudo-Random Sequence" is selected in any of the PRESTORE_SELx fields in the WAV4_3CONFIG or WAV2_1 CONFIG registers. The pseudo-random noise signals are generated as continuous waveforms only.

## DC CONSTANT

A programmable dc current between 0.0 and Ioutrsx can be generated on each DACx if the "Constant Value" in selected in any of the PRESTORE_SELx fields of the WAV4_3CONFIG or WAV2_1 CONFIG registers. DC constant currents are generated as continuous waveforms only. The dc current level is programmed by writing to the DACx_CONST field in the appropriate DACx_CST register.

## POWER SUPPLY NOTES

The AD9106 supply rails are specified in Table 9. The AD9106 includes three on-chip linear regulators. The supply rails driven by these regulators are run at 1.8 V . Two usage rules for these regulators follow.

- When CLKVDD is 2.5 V or higher, the 1.8 V on-chip CLDO regulator may be used. If CLKVDD $=1.8 \mathrm{~V}$, then the CLDO regulator must be disabled by setting the PDN_LDO_CLK bit in the POWERCONFIG register. CLKVDD and CLDO are connected together.
- When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1 and DLDO2 regulators may be used. If DVVD is 1.8 V , the DLDO1 and DLDO2 regulators must be disabled by setting the PDN_LDO_DIG1 and PDN_LDO_DIG2 bits in the POWERCONFIG register. DVDD, DLDO1, and DLDO2 are connected together.


## POWER-DOWN CAPABILITIES

The POWERCONFIG register allows the user to place the AD9106 in a reduced power dissipation configuration while the CLKP/CLKN input is running and the power supplies are on. DAC1, DAC2, DAC3, and DAC4 can all be put to sleep by setting the DACx_SLEEP bits in the POWERCONFIG register.
Clocking of the waveform generator and the DACs can be turned off by setting the CLK_PDN bit in the CLOCKCONFIG register. Taking these actions places the AD9106 in the power-down mode specified in Table 8.

## APPLICATIONS INFORMATION

## SIGNAL GENERATION EXAMPLES

AD9106 waveform and pattern generation examples are provided in this section.
Figure 49 shows a different waveform being generated by each DACx. The waveforms are all stored in the $4 \mathrm{~K} \times 12$ SRAM in different segments. DACx path address counters access the SRAM simultaneously. Each waveform is repeated once during each pattern period. In each pattern period a start delay is executed, then the pattern is read from SRAM.


Figure 49. Pattern Using Different Waveforms Stored in SRAM
Figure 50 shows pulsed sine waves generated by each DACx. The DDS generates a sine wave at a programmed frequency. Each DACx channel is programmed with a start delay and a number of sine wave cycles to output.


Figure 50. Pulsed Sine Waves in Pattern Periods
Figure 51 shows a pulsed sinewave generated by DAC1 and each of the three available sawtooth wave shapes generated by DAC2, DAC3, and DAC4 in successive pattern periods with start delay.


Figure 51. Pulsed SineWaves and Sawtooth Waveforms in Pattern Periods

Figure 52 shows all DACx outputting sine waves modulated by an amplitude envelope. The sine wave is generated by the DDS and the amplitude envelope is stored in SRAM. Different start delays and digital gain multipliers are applied by each DACx input data path.


Figure 52. DDS Output Amplitude Modulated by RAM Envelope
Figure 53 and Figure 54 show the four DACs generating continuous waveforms. One with start delays, one without.


Figure 53. Waveforms with Start Delays


${ }^{\text {ow }}$ NMWWWWWWM

Figure 54. Waveforms Without Start Delays

## REGISTER MAP

Table 14．Register Summary

| Addr （Hex） | Register Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R $\bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | SPICONFIG | ［15：8］ | LSBFIRST | SPI3WIRE | RESET | DOUBLESPI | SPI＿DRV | DOUT＿EN | RESERVED［3：2］ |  | 0x00 | RW |
|  |  | ［7：0］ | RESERVED［1：0］ |  | DOUT＿ENM | SPI＿DRVM | DOUBLESPIM | RESETM | SPI3WIREM | LSBFIRSTM |  |  |
| 0x01 | POWERCONFIG | ［15：8］ | RESERVED |  |  |  | CLK＿LDO＿STAT | DIG1＿LDO＿STAT | DIG2＿LDO＿STAT | PDN＿LDO＿CLK | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | PDN＿LDO＿DIG1 | PDN＿LDO＿DIG2 | REF＿PDN | REF＿EXT | DAC1＿SLEEP | DAC2＿SLEEP | DAC3＿SLEEP | DAC4＿SLEEP |  |  |
| 0x02 | CLOCKCONFIG | ［15：8］ | RESERVED［15：12］ |  |  |  | DIS＿CLK1 | DIS＿CLK2 | DIS＿CLK3 | DIS＿CLK4 | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | DIS＿DCLK | CLK＿SLEEP | CLK＿PDN | EPS | DAC1＿INV＿CLK | DAC2＿INV＿CLK | DAC3＿INV＿CLK | DAC4＿INV＿CLK |  |  |
| 0x03 | REFADJ | ［15：8］ | RESERVED［9：2］ |  |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | RESERVED［1：0］ |  | BGDR |  |  |  |  |  |  |  |
| 0x04 | DAC4AGAIN | ［15：8］ | RESERVED | DAC4＿GAIN＿CAL |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | RESERVED | DAC4＿GAIN |  |  |  |  |  |  |  |  |
| 0x05 | DAC3AGAIN | ［15：8］ | RESERVED | DAC3＿GAIN＿CAL |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | RESERVED | DAC3＿GAIN |  |  |  |  |  |  |  |  |
| 0x06 | DAC2AGAIN | ［15：8］ | RESERVED | DAC2＿GAIN＿CAL |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | RESERVED | DAC2＿GAIN |  |  |  |  |  |  |  |  |
| 0x07 | DAC1AGAIN | ［15：8］ | RESERVED | DAC1＿GAIN＿CAL |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | RESERVED | DAC1＿GAIN |  |  |  |  |  |  |  |  |
| 0x08 | DACxRANGE | ［15：8］ | RESERVED |  |  |  |  |  |  |  | 0x00 | RW |
|  |  | ［7：0］ | DAC4＿GAIN＿RNG |  | DAC3＿GAIN＿RNG |  | DAC2＿GAIN＿RNG |  | DAC1＿GAIN＿RNG |  |  |  |
| $0 \times 09$ | DAC4RSET | ［15：8］ | DAC4＿RSET＿EN | RESERVED |  | DAC4＿RSET＿CAL |  |  |  |  | $\begin{aligned} & \hline 0 x \\ & 000 \mathrm{~A} \end{aligned}$ | $\mathrm{R}^{\text {W }}$ |
|  |  | ［7：0］ | RESERVED |  |  | DAC4＿RSET |  |  |  |  |  |  |
| 0x0A | DAC3RSET | ［15：8］ | DAC3＿RSET＿EN | RESERVED |  | DAC3＿RSET＿CAL |  |  |  |  | $\begin{array}{\|l\|} \hline 0 x \\ 000 \mathrm{~A} \end{array}$ | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | RESERVED |  |  | DAC3＿RSET |  |  |  |  |  |  |
| 0x0B | DAC2RSET | ［15：8］ | DAC2＿RSET＿EN | RESERVED |  | DAC2＿RSET＿CAL |  |  |  |  | $\begin{aligned} & \hline 0 x \\ & 000 \mathrm{~A} \end{aligned}$ | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | RESERVED |  |  | DAC2＿RSET |  |  |  |  |  |  |
| 0x0C | DAC1RSET | ［15：8］ | DAC1＿RSET＿EN | RESERVED |  | DAC1＿RSET＿CAL |  |  |  |  | $\begin{aligned} & \hline 0 x \\ & 000 \mathrm{~A} \end{aligned}$ | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | RESERVED |  |  | DAC1＿RSET |  |  |  |  |  |  |
| 0x0D | CALCONFIG | ［15：8］ | RESERVED | $\begin{aligned} & \text { COMP_OFFSET } \\ & \text {-OF } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { COMP_OFFSET } \\ & \text { _UF } \\ & \hline \end{aligned}$ | RSET＿CAL＿OF | RSET＿CAL＿UF | GAIN＿CAL＿OF | GAIN＿CAL＿UF | CAL＿RESET | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | CAL＿MODE | CAL＿MODE＿EN | COMP | AL＿RNG | CAL＿CLK＿EN |  | CAL＿CLK＿DIV |  |  |  |
| 0x0E | COMPOFFSET | ［15：8］ | RESERVED | COMP＿OFFSET＿CAL |  |  |  |  |  |  | 0x00 | RW |
|  |  | ［7：0］ |  |  |  | ERVED |  |  | CAL＿FIN | START＿CAL |  |  |
| 0x1D | RAMUPDATE | ［15：8］ | RESERVED［14：7］ |  |  |  |  |  |  |  | 0x00 | RW |
|  |  | ［7：0］ |  |  |  | RESERVED［6 |  |  |  | RAMUPDATE |  |  |
| 0x1E | PAT＿STATUS | ［15：8］ | RESERVED［12：5］ |  |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | RESERVED［3：0］ |  |  |  | BUF＿READ | MEM＿ACCESS | PATTERN | RUN |  |  |
| 0x1F | PAT＿TYPE | ［15：8］ | RESERVED［14：7］ |  |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | ［7：0］ | RESERVED［6：0］ |  |  |  |  |  |  | PATTERN＿RPT |  |  |
| 0x20 | PATTERN＿DLY | ［15：8］ | PATTERN＿DELAY［15：8］ |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0 x \\ & 000 \mathrm{E} \end{aligned}$ | ${ }^{\text {L }}$ W |
|  |  | ［7：0］ | PATTERN＿DELAY［7：0］ |  |  |  |  |  |  |  |  |  |
| 0x22 | DAC4DOF | ［15：8］ | DAC4＿DIG＿OFFSET［11：4］ |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | DAC4＿DIG＿OFFSET［3：0］ |  |  |  | RESERVED |  |  |  |  |  |
| 0×23 | DAC3DOF | ［15：8］ | DAC3＿DIG＿OFFSET［11：4］ |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | DAC3＿DIG＿OFFSET［3：0］ |  |  |  | RESERVED |  |  |  |  |  |
| 0×24 | DAC2DOF | ［15：8］ | DAC2＿DIG＿OFFSET［11：4］ |  |  |  |  |  |  |  | 0x00 | ${ }_{\mathrm{R}} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | DAC2＿DIG＿OFFSET［3：0］ |  |  |  | RESERVED |  |  |  |  |  |
| 0×25 | DAC1DOF | ［15：8］ | DAC1＿DIG＿OFFSET［11：4］ |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | ［7：0］ | DAC1＿DIG＿OFFSET［3：0］ |  |  |  | RESERVED |  |  |  |  |  |
| 0×26 | WAV4＿3CONFIG | ［15：8］ |  | ERVED | PRES | RE＿SEL4 |  | ERVED | WAV | E＿SEL4 | 0000 | $\mathrm{R}^{\text {W }}$ |
|  |  | ［7：0］ | RESERVED |  | PRESTORE＿SEL3 |  | RESERVED |  | WAVE＿SEL3 |  |  |  |
| 0×27 | WAV2＿1CONFIG | ［15：8］ |  | ERVED | PRES | RE＿SEL2 | MASK＿DAC4 | CH2＿ADD | WAV | E＿SEL2 | 0x00 | R⿳亠丷厂彡 |
|  |  | ［7：0］ |  | ERVED | PRES | RE＿SEL1 | MASK＿DAC3 | CH1＿ADD | WAVE＿SEL1 |  |  |  |


| Addr (Hex) | Register Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R $\overline{\mathbf{W}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x28 | PAT_TIMEBASE | [15:8] | RESERVED |  |  |  | HOLD |  |  |  | 0x0111 | RW |
|  |  | [7:0] | PAT_PERIOD_BASE |  |  |  | START_DELAY_BASE |  |  |  |  |  |
| 0x29 | PAT_PERIOD | [15:8] | PATTERN_PERIOD[15:8] |  |  |  |  |  |  |  | 0x8000 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | PATTERN_PERIOD[7:0] |  |  |  |  |  |  |  |  |  |
| 0x2A | DAC4_3PATx | [15:8] | DAC4_REPEAT_CYCLE |  |  |  |  |  |  |  | 0x0101 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC3_REPEAT_CYCLE |  |  |  |  |  |  |  |  |  |
| 0x2B | DAC2_1PATx | [15:8] | DAC2_REPEAT_CYCLE |  |  |  |  |  |  |  | 0x0101 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC1_REPEAT_CYCLE |  |  |  |  |  |  |  |  |  |
| 0×2C | DOUT_START | [15:8] | DOUT_START[15:8] |  |  |  |  |  |  |  | $0 \times 0003$ | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DOUT_START[7:0] |  |  |  |  |  |  |  |  |  |
| 0x2D | DOUT_CONFIG | [15:8] | RESERVED[9:2] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R}^{\text {W }}$ |
|  |  | [7:0] | RESERVED[1:0] |  | DOUT_VAL | DOUT_MODE | DOUT_STOP |  |  |  |  |  |
| 0x2E | DAC4_CST | [15:8] | DAC4_CONST[11:4] |  |  |  |  |  |  |  | 0x00 | $R \bar{W}$ |
|  |  | [7:0] | DAC4_CONST[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0x2F | DAC3_CST | [15:8] | DAC3_CONST[11:4] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC3_CONST[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0x30 | DAC2_CST | [15:8] | DAC2_CONST[11:4] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC2_CONST[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0x31 | DAC1_CST | [15:8] | DAC1_CONST[11:4] |  |  |  |  |  |  |  | 0x00 | $R \bar{W}$ |
|  |  | [7:0] | DAC1_CONST[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0×32 | DAC4_DGAIN | [15:8] | DAC4_DIG_GAIN[11:4] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC4_DIG_GAIN[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| $0 \times 33$ | DAC3_DGAIN | [15:8] | DAC3_DIG_GAIN[11:4] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC3_DIG_GAIN[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0x34 | DAC2_DGAIN | [15:8] | DAC2_DIG_GAIN[11:4] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DAC2_DIG_GAIN[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| $0 \times 35$ | DAC1_DGAIN | [15:8] | DAC1_DIG_GAIN[11:4] |  |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | [7:0] | DAC1_DIG_GAIN[3:0] |  |  |  | RESERVED |  |  |  |  |  |
| 0x36 | SAW4_3CONFIG | [15:8] | SAW_STEP4 ${ }^{\text {a }}$ SAW_TYPE4 |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | SAW_STEP3 |  |  |  |  |  | SAW_TYPE3 |  |  |  |
| 0x37 | SAW2_1CONFIG | [15:8] | SAW_STEP2 |  |  |  |  |  | SAW_TYPE2 |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | SAW_STEP1 |  |  |  |  |  | SAW_TYPE1 |  |  |  |
| $\begin{aligned} & \hline 0 \times 38 \\ & \text { to } \\ & 0 \times 3 \mathrm{D} \\ & \hline \end{aligned}$ | RESERVED |  | RESERVED |  |  |  |  |  |  |  |  |  |
| $0 \times 3 \mathrm{E}$ | DDS_TW32 | [15:8] | DDSTW_MSB[15:8] |  |  |  |  |  |  |  | 0x00 | R $\bar{W}$ |
|  |  | [7:0] | DDSTW_MSB[7:0] |  |  |  |  |  |  |  |  |  |
| 0x3F | DDS_TW1 | [15:8] | DDSTW_LSB |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | RESERVED |  |  |  |  |  |  |  |  |  |
| 0x40 | DDS4_PW | [15:8] | DDS4_PHASE[15:8] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DDS4_PHASE[7:0] |  |  |  |  |  |  |  |  |  |
| 0x41 | DDS3_PW | [15:8] | DDS3_PHASE[15:8] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DDS3_PHASE[7:0] |  |  |  |  |  |  |  |  |  |
| 0x42 | DDS2_PW | [15:8] |  |  |  | DDS2 | HASE[15:8] |  |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DDS2_PHASE[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 43$ | DDS1_PW | [15:8] |  |  |  | DDS1 | HASE[15:8] |  |  |  | 0x00 | $\mathrm{k} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DDS1_PHASE[7:0] |  |  |  |  |  |  |  |  |  |
| 0x44 | TRIG_TW_SEL | [15:8] | RESERVED[13:6] |  |  |  |  |  |  |  | 0x00 | $\mathrm{R}^{\text {W }}$ |
|  |  | [7:0] | RESERVED[5:0] |  |  |  |  |  | TRIG_DELAY_EN | RESERVED |  |  |
| 0x45 | DDSx_CONFIG | [15:8] | DDS_COS_EN4 | DDS_MSB_EN4 |  | ERVED | DDS_COS_EN3 | DDS_MSB_EN3 | RESERVED |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
|  |  | [7:0] | DDS_COS_EN2 | DDS_MSB_EN2 |  | ERVED | DDS_COS_EN1 | DDS_MSB_EN1 | RESERVED | TW_MEM_EN |  |  |
| 0×47 | TW_RAM_CONFIG | [15:8] | RESERVED |  |  |  | RESERVED |  |  |  | 0x00 | RW |
|  |  | [7:0] | RESERVED |  |  |  | TW_MEM_SHIFT |  |  |  |  |  |

## AD9106



## REGISTER DESCRIPTIONS

## SPI Control Register (SPICONFIG, Address 0x00)

Table 15. Bit Descriptions for SPICONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | LSBFIRST | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | LSB first selection. <br> MSB first per SPI standard (default). <br> LSB first per SPI standard. | 0 | R $\bar{W}$ |
| 14 | SPI3WIRE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects if SPI is using 3-wire or 4-wire interface. <br> 4-wire SPI. <br> 3-wire SPI. | 0 | R $\bar{W}$ |
| 13 | RESET | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Executes software reset of SPI and controllers, reloads default register values, except for Register 0x00. <br> Normal status. <br> Resets whole register map, except for Register 0x00. | 0 | $\mathrm{R} \overline{\mathrm{W}}$ |
| 12 | DOUBLESPI | 0 <br> 1 | Double SPI data line. <br> The SPI port has only 1 data line and can be used as a 3-wire or 4-wire interface. <br> The SPI port has 2 data lines: both bidirectional defining a pseudo dual 3 -wire interface where $\overline{\mathrm{CS}}$ and SCLK are shared between the two ports. This mode is only available for RAM data read or write. | 0 | R $\bar{W}$ |
| 11 | SPI_DRV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Double-drive ability for SPI output. <br> Single SPI output drive ability. <br> Two-time drive ability on SPI output. | 0 | $\mathrm{R} \overline{\mathrm{W}}$ |
| 10 | DOUT_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enables DOUT signal on SDO/SDI2/DOUT pin. SDO/SDI2 function input/output. DOUT function output. | 0 | $\mathrm{R} \overline{\mathrm{W}}$ |
| [9:6] | RESERVED |  |  |  | RWW |
| 5 | DOUT_ENM ${ }^{1}$ |  | Enable DOUT signal on SDO/SDI2/DOUT pin. |  | R $\bar{W}$ |
| 4 | SPI_DRVM ${ }^{1}$ |  | Double-drive ability for SPI output. | 0 | R $\bar{W}$ |
| 3 | DOUBLESPIM ${ }^{1}$ |  | Double SPI data line. | 0 | R $\bar{W}$ |
| 2 | RESETM ${ }^{1}$ |  | Executes software reset of SPI and controllers, reloads default register values, except for Register 0x00. | 0 | $\mathrm{R} \overline{\mathrm{W}}$ |
| 1 | SPI3WIREM ${ }^{1}$ |  | Selects if SPI is using 3-wire or 4-wire interface. | 0 | RW |
| 0 | LSBFIRSTM ${ }^{1}$ |  | LSB first selection. | 0 | RW̄ |

[^4]
## Power Status Register（POWERCONFIG，Address 0x01）

Table 16．Bit Descriptions for POWERCONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［15：12］ | RESERVED |  |  | 0x00 | RW |
| 11 | CLK＿LDO＿STAT |  | Read－only flag indicating CLKVDD＿1P8 LDO is on． | 0 | R |
| 10 | DIG1＿LDO＿STAT |  | Read－only flag indicating DVDD1 LDO is on． | 0 | R |
| 9 | DIG2＿LDO＿STAT |  | Read－only flag indicating DVDD2 LDO is on． | 0 | R |
| 8 | PDN＿LDO＿CLK |  | Disables the CLKVDD＿1P8 LDO．An external supply is required． | 0 | R $\bar{W}$ |
| 7 | PDN＿LDO＿DIG1 |  | Disables the DVDD1 LDO．An external supply is required． | 0 | RW |
| 6 | PDN＿LDO＿DIG2 |  | Disables the DVDD2 LDO．An external supply is required． | 0 | RW |
| 5 | REF＿PDN |  | Disables $10 \mathrm{k} \Omega$ resistor that creates REFIO voltage．User can drive with external voltage or provide external BG resistor． | 0 | RW |
| 4 | REF＿EXT |  | Power down main BG reference including DAC bias． | 0 | R $\bar{W}$ |
| 3 | DAC1＿SLEEP |  | Disables DAC1 output current． | 0 | RW |
| 2 | DAC2＿SLEEP |  | Disables DAC2 output current． | 0 | RW |
| 1 | DAC3＿SLEEP |  | Disables DAC3 output current． | 0 | RW |
| 0 | DAC4＿SLEEP |  | Disables DAC4 output current． | 0 | RW |

## Clock Control Register（CLOCKCONFIG，Address 0x02）

Table 17．Bit Descriptions for CLOCKCONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［15：12］ | RESERVED |  |  | 0x000 | RW |
| 11 | DIS＿CLK1 |  | Disables the analog clock to DAC1 out of the clock distribution block． | 0 | RW |
| 10 | DIS＿CLK2 |  | Disables the analog clock to DAC2 out of the clock distribution block． | 0 | RW |
| 9 | DIS＿CLK3 |  | Disables the analog clock to DAC3 out of the clock distribution block． | 0 | RW |
| 8 | DIS＿CLK4 |  | Disables the analog clock to DAC4 out of the clock distribution block． | 0 | RW |
| 7 | DIS＿DCLK |  | Disables the clock to core digital block． | 0 | RW |
| 6 | CLK＿SLEEP |  | Enables a very low power clock mode． | 0 | RW |
| 5 | CLK＿PDN |  | Disables and powers down main clock receiver．No clocks will be active in the part． | 0 | RW |
| 4 | EPS |  | Enables Power Save（EPS）enables a low power option for the clock receiver，but maintains low jitter performance on DAC clock rising edge． The DAC clock falling edge is substantially degraded． | 0 | RW |
| 3 | DAC1＿INV＿CLK |  | Cannot use EPS while using this bit．Inverts the clock inside DAC Core 1 allowing $180^{\circ}$ phase shift in DAC1 update timing． | 0 | RWW |
| 2 | DAC2＿INV＿CLK |  | Cannot use EPS while using this bit．Inverts the clock inside DAC Core 2 allowing $180^{\circ}$ phase shift in DAC2 update timing． | 0 | R $\bar{W}$ |
| 1 | DAC3＿INV＿CLK |  | Cannot use EPS while using this bit．Inverts the clock inside DAC Core 3 allowing $180^{\circ}$ phase shift in DAC3 update timing． | 0 | R⿳亠丷厂彡 |
| 0 | DAC4＿INV＿CLK |  | Cannot use EPS while using this bit．Inverts the clock inside DAC Core 4 allowing $180^{\circ}$ phase shift in DAC4 update timing． | 0 | R $\bar{W}$ |

## Reference Resistor Register（REFADJ，Address 0x03）

Table 18．Bit Descriptions for REFADJ

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 6]$ | RESERVED |  |  | $0 \times 000$ | $\mathrm{R} \overline{\mathrm{W}}$ |
| $[5: 0]$ | $B G D R$ |  | Adjusts the $B G 10 \mathrm{k} \Omega$ resistor（nominal）to $8 \mathrm{k} \Omega$ to $12 \mathrm{k} \Omega$, changes $B G$ <br> voltage from 800 mV to 1.2 V ，respectively． | $0 \times 00$ | RW |

AD9106

## DAC4 Analog Gain Register (DAC4AGAIN, Address 0x04)

Table 19. Bit Descriptions for DAC4AGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[14: 8]$ | DAC4_GAIN_CAL |  | DAC4 analog gain calibration output-read only. | $0 \times 00$ | R |
| 7 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[6: 0]$ | DAC4_GAIN |  | DAC4 analog gain control while not in calibration mode—-twos <br> complement. | $0 \times 00$ | R $\bar{W}$ |

## DAC3 Analog Gain Register (DAC3AGAIN, Address 0x05)

Table 20. Bit Descriptions for DAC3AGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[14: 8]$ | DAC3_GAIN_CAL |  | DAC3 analog gain calibration output-read only. | $0 \times 00$ | R |
| 7 | RESERVED |  |  | 0 | RW |
| $[6: 0]$ | DAC3_GAIN |  | DAC3 analog gain control while not in calibration mode—-twos <br> complement. | $0 \times 00$ | R $\bar{W}$ |

## DAC2 Analog Gain Register (DAC2AGAIN, Address 0x06)

Table 21. Bit Descriptions for DAC2AGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[14: 8]$ | DAC2_GAIN_CAL |  | DAC2 analog gain calibration output-read only. | $0 \times 00$ | R |
| 7 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[6: 0]$ | DAC2_GAIN |  | DAC2 analog gain control while not in calibration mode-twos <br> complement. | $0 \times 00$ | R $\bar{W}$ |

## DAC1 Analog Gain Register (DAC1AGAIN, Address 0x07)

Table 22. Bit Descriptions for DAC1AGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[14: 8]$ | DAC1_GAIN_CAL |  | DAC1 analog gain calibration output-read only. | $0 \times 00$ | R |
| 7 | RESERVED |  |  | 0 | $R \bar{W}$ |
| $[6: 0]$ | DAC1_GAIN |  | DAC1 analog gain control while not in calibration mode—twos <br> complement. | $0 \times 00$ | R $\bar{W}$ |

## DAC Analog Gain Range Register (DACxRANGE, Address 0x08)

Table 23. Bit Descriptions for DACxRANGE

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | RESERVED |  |  | $0 \times 0$ | R $\bar{W}$ |
| $[7: 6]$ | DAC4_GAIN_RNG |  | DAC4 gain range control. | $0 \times 0$ | RW |
| $[5: 4]$ | DAC3_GAIN_RNG |  | DAC3 gain range control. | $0 \times 0$ | R $\bar{W}$ |
| $[3: 2]$ | DAC2_GAIN_RNG |  | DAC2 gain range control. | $0 \times 0$ | R $\bar{W}$ |
| $[1: 0]$ | DAC1_GAIN_RNG |  | DAC1 gain range control. | $0 \times 0$ | RW |

## AD9106

## FSADJ4 Register (DAC4RSET, Address 0x09)

Table 24. Bit Descriptions for DAC4RSET

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | DAC4_RSET_EN |  | For write, enable the internal $R_{\text {SEt }}$ resistor for DAC4; for read, $\mathrm{R}_{\text {SET }}$ for DAC4 is enabled during calibration mode. | 0x00 | R $\bar{W}$ |
| [14:13] | RESERVED |  |  | 0x00 | $\mathrm{R} \overline{\mathrm{W}}$ |
| [12:8] | DAC4_RSET_CAL |  | Digital control value of Rset resistor for DAC4 after calibration-read only. | 0x00 | R |
| [7:5] | RESERVED |  |  | 0x00 | R $\bar{W}$ |
| [4:0] | DAC4_RSET |  | Digital control to set the value of RSET resistor in DAC4. | 0x0A | R $\bar{W}$ |

## FSADJ3 Register (DAC3RSET, Address 0x0A)

Table 25. Bit Descriptions for DAC3RSET

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | DAC3_RSET_EN |  | For write, enable the internal Rset resistor for DAC3; for read, Rset for <br> DAC3 is enabled during calibration mode. | 0 | R |
| $[14: 13]$ | RESERVED |  |  | Digital control value of Rset resistor for DAC3 after calibration_read only. | $0 \times 00$ |
| $[12: 8]$ | DAC3_RSET_CAL |  |  | R |  |
| $[7: 5]$ | RESERVED |  | Digital control to set the value of Rset resistor in DAC3. | $0 \times 0$ | $R \bar{W}$ |
| $[4: 0]$ | DAC3_RSET |  | $0 \times 0 A$ | $R \bar{W}$ |  |

## FSADJ2 Register (DAC2RSET, Address 0x0B)

Table 26. Bit Descriptions for DAC2RSET

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | DAC2_RSET_EN |  | For write, enable the internal RsET resistor for DAC2; for read, RSET for <br> DAC2 is enabled during calibration mode. | 0 | RW |
| $[14: 13]$ | RESERVED |  |  | Digital control value of Rset resistor for DAC2 after calibration—read only. | $0 \times 00$ |
| $[12: 8]$ | DAC2_RSET_CAL |  |  | $R$ | $0 \times \bar{W}$ |
| $[7: 5]$ | RESERVED |  | Digital control to set the value of Rset resistor in DAC2. | $R \bar{W}$ |  |
| $[4: 0]$ | DAC2_RSET |  | $0 x A$ | $R \bar{W} \bar{M}$ |  |

## FSADJ1 Register (DAC1RSET, Address 0x0C)

Table 27. Bit Descriptions for DAC1RSET

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | DAC1_RSET_EN |  | For write, enable the internal Rset resistor for DAC1; for read, Rset for DAC1 <br> is enabled during calibration mode. | $0 \times 00$ | R |
| $[14: 13]$ | RESERVED |  |  | Digital control value of RsEt resistor for DAC1 after calibration_read only. | $0 \times 00$ |
| $[12: 8]$ | DAC1_RSET_CAL |  |  | R |  |
| $[7: 5]$ | RESERVED |  | Digital control to set the value of Rset resistor in DAC1. | $0 \times 0$ | RW |
| $[4: 0]$ | DAC1_RSET |  | $0 \times 0 \mathrm{M}$ | R $\bar{W}$ |  |

AD9106

## Calibration Register (CALCONFIG, Address OxOD)

Table 28. Bit Descriptions for CALCONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | 0 |  | RW |
| 14 | COMP_OFFSET_OF |  | Compensation offset calibration value overflow. | 0 | R |  |
| 13 | COMP_OFFSET_UF |  | Compensation offset calibration value underflow. | 0 | R |  |
| 12 | RSET_CAL_OF |  | Rset calibration value overflow. | 0 | R |  |
| 11 | RSET_CAL_UF |  | RSet calibration value underflow. | 0 | R |  |
| 10 | GAIN_CAL_OF |  | Gain calibration value overflow. | 0 | R |  |
| 9 | GAIN_CAL_UF |  | Gain calibration value underflow. | 0 | R |  |
| 8 | CAL_RESET |  | Pulse this bit high and low to reset the calibration results. | 0 | RW |  |
| $7^{1}$ | CAL_MODE |  | Read-only flag indicating calibration is being used. | 0 | R |  |
| $6^{1}$ | CAL_MODE_EN |  | Enables the gain calibration circuitry. | 0 | RW |  |
| $[5: 4]$ | COMP_CAL_RNG |  | Offset calibration range. | $0 \times 0$ | RW |  |
| 3 | CAL_CLK_EN |  | Enables the calibration clock to calibration circuitry. | 0 | R $\bar{W}$ |  |
| $[2: 0]$ | CAL_CLK_DIV |  | Sets divider from DAC clock to calibration clock. | $0 \times 0$ | RW |  |

${ }^{1}$ Change of location

## Comp Offset Register (COMPOFFSET, Address 0x0E)

Table 29. Bit Descriptions for COMPOFFSET

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | $0 \times 00$ | $R \bar{W}$ |
| $[14: 8]$ | COMP_OFFSET_CAL |  | The result of the offset calibration for the comparator. | $0 \times 00$ | R |
| $[7: 2]$ | RESERVED |  |  | $0 \times 00$ | R |
| 1 | CAL_FIN |  | Read-only flag indicating calibration is completed. | $0 \times 00$ | R |
| 0 | START_CAL |  | Start a calibration cycle. | $0 \times 00$ | R $\bar{W}$ |

## Update Pattern Register (RAMUPDATE, Address 0x1D)

Table 30. Bit Descriptions for RAMUPDATE

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 1]$ | RESERVED |  |  | $0 \times 00$ | RW |
| 0 | RAMPUPDATE |  | Update all SPI setting with new configuration (self clearing). | 0 | RW |

## Command/Status Register (PAT_STATUS, Address 0x1E)

Table 31. Bit Descriptions for PAT_STATUS

| Bits | Bit Field Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | RESERVED |  |  | $0 \times 000$ | R $\bar{W}$ |  |
| 3 | BUF_READ |  | Read back from updated buffer. | 0 |  | RW |
| 2 | MEM_ACCESS |  | Memory SPI access enable. | 0 |  |  |
| 1 | PATTERN |  | Status of pattern being played, read only. | 0 | R |  |
| 0 | RUN |  | Allows the pattern generation and stop pattern after trigger. | 0 | R $\bar{W}$ |  |

## AD9106

## Command/Status Register (PAT_TYPE, Address 0x1F)

Table 32. Bit Descriptions for PAT_TYPE
\(\left.\begin{array}{l|l|l|l|l|l}\hline Bits \& Bit Field Name \& Settings \& Description \& Reset \& Access <br>
\hline[15: 1] \& RESERVED \& \& \& Ox0000 \& R \bar{W} <br>
\hline 0 \& PATTERN_RPT \& \& 0 \& \begin{array}{l}Setting this bit allows the pattern to repeat the number of times <br>
defined in DAC4_3PATx and DAC2_1PATx. <br>
Pattern continuously runs. <br>
Pattern repeats the number of times defined in DAC4_3PATx and <br>

DAC2_1PATx.\end{array} \& 0\end{array}\right]\)|  |  |
| ---: | :--- |

## Trigger Start to Real Pattern Delay Register (PATTERN_DLY, Address 0x20)

Table 33. Bit Descriptions for PATTERN_DLY

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | PATTERN_DELAY |  | Time between trigger low and pattern start in number of DAC clock <br> cycles +1. | $0 \times 000 \mathrm{E}$ | R $\bar{W}$ |

## DAC4 Digital Offset Register (DAC4DOF, Address 0x22)

Table 34. Bit Descriptions for DAC4DOF

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC4_DIG_OFFSET |  | DAC4 digital offset. | $0 \times 000$ | $R \bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 00$ | $R \bar{W}$ |

## DAC3 Digital Offset Register (DAC3DOF, Address 0x23)

Table 35. Bit Descriptions for DAC3DOF

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC3_DIG_OFFSET |  | DAC3 digital offset. | $0 \times 000$ | $R \bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | $R \bar{W}$ |

## DAC2 Digital Offset Register (DAC2DOF, Address 0x24)

Table 36. Bit Descriptions for DAC2DOF

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC2_DIG_OFFSET |  | DAC2 digital offset. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 00$ | $\mathrm{R} \bar{W}$ |

DAC1 Digital Offset Register (DAC1DOF, Address 0x25)
Table 37. Bit Descriptions for DAC1DOF

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC1_DIG_OFFSET |  | DAC1 digital offset. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 00$ | $\mathrm{R} \bar{W}$ |

## Wave3/Wave4 Select Register (WAV4_3CONFIG, Address 0x26)

Table 38. Bit Descriptions for WAV4_3CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:14] | RESERVED |  |  | 0x00 | RW |
| [13:12] | PRESTORE_SEL4 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Constant value held into DAC4 constant value MSB/LSB register. Sawtooth defined in DAC4 sawtooth configuration register (SAW4_3CONFIG). <br> Pseudo-random sequence. DDS4 output. | 0x00 | RWW |
| [11:10] | RESERVED |  |  | 0x00 | RW |
| [9:8] | WAVE_SEL4 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Waveform read from RAM between START_ADDR4 and STOP_ADDR4. Prestored waveform. <br> Prestored waveform using START_DELAY4 and PATTERN_PERIOD. Prestored waveform modulated by waveform from RAM. | 0x1 | RW |
| [7:6] | RESERVED |  |  | 0x00 | RWW |
| [5:4] | PRESTORE_SEL3 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Constant value held into DAC3 constant value MSB/LSB register. Sawtooth defined in DAC3 sawtooth configuration register (SAW4_3CONFIG). <br> Pseudo-random sequence. DDS3 output. | 0x00 | RW |
| [3:2] | RESERVED |  |  | 0x00 | RWW |
| [1:0] | WAVE_SEL3 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Waveform read from RAM between START_ADDR3 and STOP_ADDR3. Prestored waveform. <br> Prestored waveform using START_DELAY3 and PATTERN_PERIOD. <br> Prestored waveform modulated by waveform from RAM. | 0x1 | RW |

## Wave 1/Wave2 Select Register (WAV2_1CONFIG, Address 0x27)

Table 39. Bit Descriptions for WAV2_1CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:14] | RESERVED |  |  | 0x0 | RWW |
| [13:12] | PRESTORE_SEL2 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Constant value held into DAC2 constant value MSB/LSB register. Sawtooth defined in DAC2 sawtooth configuration register (SAW2_1CONFIG). <br> Pseudo-random sequence. DDS2 output. | 0x0 | RW |
| 11 | MASK_DAC4 |  | Mask DAC4 to DAC4_CONST value. | 0 | RW |
| 10 | CH2_ADD | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Add DAC2 and DAC4, output at DAC2. <br> Normal operation for DAC2/DAC4. <br> Add DAC2 and DAC4, output from DAC2. | 0 | RW |
| [9:8] | WAVE_SEL2 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Waveform read from RAM between START_ADDR2 and STOP_ADDR2. Prestored waveform. <br> Prestored waveform using START_DELAY2 and PATTERN_PERIOD. Prestored waveform modulated by waveform from RAM. | 0x1 | R $\bar{W}$ |
| [7:6] | RESERVED |  |  | 0x0 | RW |

## AD9106

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［5：4］ | PRESTORE＿SEL1 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Constant value held into DAC1 constant value MSB／LSB register． Sawtooth defined in DAC1 sawtooth configuration register （SAW2＿1CONFIG）． <br> Pseudo－random sequence． DDS1 output． | 0x0 | RW |
| 3 | MASK＿DAC3 |  | Mask DAC3 to DAC3＿CONST value． | 0 | RW |
| 2 | CH1＿ADD | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Add DAC1 and DAC3，output at DAC1． <br> Normal operation for DAC1／DAC3． <br> Add DAC1 and DAC3，and output at DAC1．In this start＿delay case，DAC3 output remains unchanged． | 0 | R $\bar{W}$ |
| ［1：0］ | WAVE＿SEL1 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Waveform read from RAM between START＿ADDR1 and STOP＿ADDR1． Prestored waveform． <br> Prestored waveform using START＿DELAY1 and PATTERN＿PERIOD． Prestored waveform modulated by waveform from RAM． | 0x1 | RW |

## DAC Time Control Register（PAT＿TIMEBASE，Address 0x28）

Table 40．Bit Descriptions for PAT＿TIMEBASE

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［15：12］ | RESERVED |  |  | 0x00 | RW |
| ［11：8］ | HOLD |  | Number of times the DAC value holds the sample（ $0=$ DAC holds for 1 sample）． | 0x1 | R $\bar{W}$ |
| ［7：4］ | PAT＿PERIOD＿BASE |  | Number of DAC clock period per PATTERN＿PERIOD LSB （ $0=$ PATTERN＿PERIOD LSB $=1$ DAC clock period）． | 0x1 | RW |
| ［3：0］ | START＿DELAY＿BASE |  | Number of DAC clock period per START＿DELAYx LSB （ $0=$ START＿DELAYx LSB＝ 1 DAC clock period）． | 0x1 | R⿳亠丷厂彡 |

## Pattern Period Register（PAT＿PERIOD，Address 0x029）

Table 41．Bit Descriptions for PAT＿PERIOD

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | PATTERN＿PERIOD |  | Pattern period register． | $0 \times 8000$ | R $\bar{W}$ |

DAC3／DAC4 Pattern Repeat Cycles Register（DAC4＿3PATx，Address 0x2A）
Table 42．Bit Descriptions for DAC4＿3PATx

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | DAC4＿REPEAT＿CYCLE |  | Number of DAC4 pattern repeat cycles $+1,(0 \rightarrow$ repeat 1 pattern $)$. | $0 \times 01$ | RW |
| $[7: 0]$ | DAC3＿REPEAT＿CYCLE |  | Number of DAC3 pattern repeat cycles $+1,(0 \rightarrow$ repeat 1 pattern $)$. | $0 \times 01$ | R $\bar{W}$ |

## DAC1／DAC2 Pattern Repeat Cycles Register（DAC2＿1PATx，Address 0x2B）

Table 43．Bit Descriptions for DAC2＿1PATx

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | DAC2＿REPEAT＿CYCLE |  | Number of DAC2 pattern repeat cycles $+1,(0 \rightarrow$ repeat 1 pattern $)$. | $0 \times 01$ | $R \bar{W}$ |
| $[7: 0]$ | DAC1＿REPEAT＿CYCLE |  | Number of DAC1 pattern repeat cycles $+1,(0 \rightarrow$ repeat 1 pattern $)$. | $0 \times 01$ | RW |

## Trigger Start to DOUT Signal Register (DOUT_START_DLY, Address 0x2C)

Table 44. Bit Descriptions for DOUT_START_DLY

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DOUT_START |  | Time between trigger low and DOUT signal high in number of DAC <br> clock cycles. | $0 \times 0003$ | R $\bar{W}$ |

## DOUT CONFIG Register (DOUT_CONFIG, Address 0x2D)

Table 45. Bit Descriptions for DOUT_CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:6] | RESERVED |  |  | 0x0000 | RW |
| 5 | DOUT_VAL |  | Manually sets DOUT signal value, only valid when DOUT_MODE $=0$ (manual mode). | 0 | RW |
| 4 | DOUT_MODE | $\begin{aligned} & 0 \times 0 \\ & 0 \times 1 \end{aligned}$ | Sets different enable signal mode. <br> DOUT pin is output from SDO/SDI2/DOUT pin and is manually controlled by Bit 5, DOUT_EN in Register 0x00 which must be set to use this feature. DOUT pin is output from SDO/SDI2/DOUT. The pin is controlled by DOUT_START and DOUT_STOP. DOUT_EN in Register 0x00 must be set to use this feature. | 0 | RW |
| [3:0] | DOUT_STOP |  | Time between pattern end and DOUT signal low in number of DAC clock cycles. | 0x0 | RW |

## DAC4 Constant Value Register (DAC4_CST, Address 0x2E)

Table 46. Bit Descriptions for DAC4_CST

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC4_CONST |  | Most significant byte of DAC4 constant value. | $0 \times 000$ | R $\bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | $R \bar{W}$ |

## DAC3 Constant Value Register (DAC3_CST, Address 0x2F)

Table 47. Bit Descriptions for DAC3_CST

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC3_CONST |  | Most significant byte of DAC3 constant value. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | $R \bar{W}$ |

DAC2 Constant Value Register (DAC2_CST, Address 0x30)
Table 48. Bit Descriptions for DAC2_CST

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC2_CONST |  | Most significant byte of DAC2 constant value. | $0 \times 000$ | $\mathrm{R} \bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | $\mathrm{R} \bar{W}$ |

## DAC1 Constant Value Register (DAC1_CST, Address 0x31)

Table 49. Bit Descriptions for DAC1_CST

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC1_CONST |  | Most significant byte of DAC1 constant value. | $0 \times 000$ | R |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ |  |

## AD9106

## DAC4 Digital Gain Register (DAC4_DGAIN, Address 0x32)

Table 50. Bit Descriptions for DAC4_DGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC4_DIG_GAIN |  | DAC4 digital gain range of +2 to -2. | $0 \times 000$ | R $\bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

DAC3 Digital Gain Register (DAC3_DGAIN, Address 0x33)
Table 51. Bit Descriptions for DAC3_DGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC3_DIG_GAIN |  | DAC3 digital gain. Range of +2 to -2. | $0 \times 000$ | R $\bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

DAC2 Digital Gain Register (DAC2_DGAIN, Address 0x34)
Table 52. Bit Descriptions for DAC2_DGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC2_DIG_GAIN |  | DAC2 digital gain. Range of +2 to -2. | $0 \times 000$ | R |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

DAC1 Digital Gain Register (DAC1_DGAIN, Address 0x35)
Table 53. Bit Descriptions for DAC1_DGAIN

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC1_DIG_GAIN |  | DAC1 digital gain. Range of +2 to -2. | $0 \times 000$ | R $\bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | R $\bar{W}$ |

## DAC3/4 Sawtooth Configuration Register (SAW4_3CONFIG, Address 0x36)

Table 54. Bit Descriptions for SAW4_3CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:10] | SAW_STEP4 |  | Number of samples per step for DAC4. | 0x01 | R $\bar{W}$ |
| [9:8] | SAW_TYPE4 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | The type of sawtooth (positive, negative, or triangle) for DAC4. <br> Ramp up saw wave. <br> Ramp down saw wave. <br> Triangle saw wave. <br> No wave, zero. | 0x0 | R $\bar{W}$ |
| [7:2] | SAW_STEP3 |  | Number of samples per step for DAC3. | 0x01 | R $\overline{\mathrm{W}}$ |
| [1:0] | SAW_TYPE3 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | The type of sawtooth (positive, negative, or triangle) for DAC3. <br> Ramp up saw wave. <br> Ramp down saw wave. <br> Triangle saw wave. <br> No wave, zero. | $0 \times 0$ | R $\bar{W}$ |

DAC1/2 Sawtooth Configuration Register (SAW2_1CONFIG, Address 0x37)
Table 55. Bit Descriptions for SAW2_1CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 10]$ | SAW_STEP2 |  | Number of samples per step for DAC2. | $0 \times 01$ | R $\bar{W}$ |
| $[9: 8]$ | SAW_TYPE2 |  | The type of sawtooth (positive, negative, or triangle) for DAC2. | $0 \times 0$ | RW |
|  |  | 0 | Ramp up saw wave. |  |  |
|  |  | 1 | Ramp down saw wave. |  |  |
|  |  | 2 | Triangle saw wave. | No wave, zero. |  |


| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 2]$ | SAW_STEP1 |  | Number of samples per step for DAC1. | $0 \times 01$ | R" |
| $[1: 0]$ | SAW_TYPE1 |  | The type of sawtooth (positive, negative, or triangle) for DAC1. | $0 \times 0$ | RW |
|  |  | 0 | Ramp up saw wave. |  |  |
|  |  | 1 | Ramp down saw wave. |  |  |
|  |  | 2 | Triangle saw wave. |  |  |

## DDS Tuning Word MSB Register (DDS_TW32, Address 0x3E)

Table 56. Bit Descriptions for DDS_TW32

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDSTW_MSB |  | DDS tuning word MSB. | $0 \times 0000$ | R $\bar{W}$ |

## DDS Tuning word LSB Register (DDS_TW1, Address 0x3F)

Table 57. Bit Descriptions for DDS_TW1

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | DDSTW_LSB |  | DDS tuning word LSB. | $0 \times 00$ | R $\bar{W}$ |
| $[7: 0]$ | RESERVED |  |  | $0 \times 00$ | RW |

## DDS4 Phase Offset Register (DDS4_PW, Address 0x40)

Table 58. Bit Descriptions for DDS4_PW

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS4_PHASE |  | DDS4 phase offset. | $0 \times 0000$ | RW |

## DDS3 Phase Offset Register (DDS3_PW, Address 0x41)

Table 59. Bit Descriptions for DDS3_PW

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS3_PHASE |  | DDS3 phase offset. | $0 \times 0000$ | R |

## DDS2 Phase Offset Register (DDS2_PW, Address 0x42)

Table 60. Bit Descriptions for DDS2_PW

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS2_PHASE |  | DDS2 phase offset. | $0 \times 0000$ | R $\bar{W}$ |

## DDS1 Phase Offset Register (DDS1_PW, Address 0x43)

Table 61. Bit Descriptions for DDS1_PW

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS1_PHASE |  | DDS1 phase offset. | $0 \times 0000$ | R $\bar{W}$ |

## AD9106

## Pattern Control 1 Register (TRIG_TW_SEL, Address 0x44)

Table 62. Bit Descriptions for TRIG_TW_SEL

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 2]$ | RESERVED |  |  | $0 \times 0000$ | $R \bar{W}$ |
| 1 | TRIG_DELAY_EN |  | 0 | Enable start delay as trigger delay for all four channels. <br> Delay repeats for all patterns. <br> Delay is only at the start of first pattern. | 0 |
| R |  |  |  |  |  |
| 0 | RESERVED |  |  | 0 | R $\bar{W}$ |

## Pattern Control 2 Register (DDSx_CONFIG, Address 0x45)

Table 63. Bit Descriptions for DDSx_CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | DDS_COS_EN4 |  | Enable DDS4 cosine output of DDS instead of sine wave. | 0 | RW |
| 14 | DDS_MSB_EN4 |  | Enable the clock for the RAM address. Increment is coming from the DDS4 MSB. Default is coming from DAC clock. | 0 | RWW |
| 13 | RESERVED |  |  | 0 | RW |
| 12 | RESERVED |  |  | 0 | RW |
| 11 | DDS_COS_EN3 |  | Enable DDS3 cosine output of DDS instead of sine wave. | 0 | RW |
| 10 | DDS_MSB_EN3 |  | Enable the clock for the RAM address. Increment is coming from the DDS3 MSB. Default is coming from DAC clock. | 0 | RW |
| 9 | PHASE_MEM_EN3 |  | Enable DDS3 phase offset input coming from RAM reading START_ADDR3. Since phase word is 8 bits and RAM data is 14 bits, only 8 MSB of RAM are taken into account. Default is coming from SPI map, DDS3_PHASE. | 0 | RWW |
| 8 | RESERVED |  |  | 0 | RW |
| 7 | DDS_COS_EN2 |  | Enable DDS2 cosine output of DDS instead of sine wave. | 0 | RW |
| 6 | DDS_MSB_EN2 |  | Enable the clock for the RAM address. Increment is coming from the DDS2 MSB. Default is coming from DAC clock. | 0 | RWW |
| 5 | RESERVED |  |  | 0 | RW |
| 4 | RESERVED |  |  | 0 | RW |
| 3 | DDS_COS_EN1 |  | Enable DDS1 cosine output of DDS instead of sine wave. | 0 | RW |
| 2 | DDS_MSB_EN1 |  | Enable the clock for the RAM address. Increment is coming from the DDS1 MSB. Default is coming from DAC clock. | 0 | R $\bar{W}$ |
| 1 | RESERVED |  |  | 0 | RWW |
| 0 | TW_MEM_EN |  | Enable DDS tuning word input coming from RAM reading using START_ADDR1. Since tuning word is 24 bits and RAM data is 14 bits, 10 bits are set to 0s depending on the value of the TW_MEM_SHIFT bits in the TW_RAM_CONFIG register. Default is coming from SPI map, DDSTW. | 0 | RW |

## TW_RAM_CONFIG Register (TW_RAM_CONFIG, Address 0x47)

Table 64. Bit Descriptions for TW_RAM_CONFIG

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:5] | RESERVED |  |  | 0x000 | RW |
| [4:0] | TW_MEM_SHIFT | $\begin{aligned} & 0 \times 00 \\ & 0 \times 01 \\ & 0 \times 02 \\ & 0 \times 03 \\ & 0 \times 04 \\ & 0 \times 05 \\ & 0 \times 06 \\ & \hline \end{aligned}$ | TW_MEM_EN1 must be set = 1 to use this bit field. <br> DDS1TW = \{RAM[11:0],12'b0\} <br> DDS1TW = \{DDS1TW[23],RAM[11:0],11'b0\} <br> DDS1TW $=\{$ DDS1TW[23:22],RAM[11:0],10'b0 $\}$ <br> DDS1TW = \{DDS1TW[23:21],RAM[11:0],9'b0\} <br> DDS1TW = \{DDS1TW[23:20],RAM[11:0],8'b0\} <br> DDS1TW = \{DDS1TW[23:19],RAM[11:0],7'b0\} <br> DDS1TW = \{DDS1TW[23:18],RAM[11:0],6'b0\} | 0x00 | RW |


| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0x07 | DDS1TW = \{DDS1TW[23:17],RAM[11:0],5'b0\} |  |  |
|  |  | 0x08 | DDS1TW = \{DDS1TW[23:16],RAM[11:0],3'b0\} |  |  |
|  |  | 0x09 | DDS1TW = \{DDS1TW[23:15],RAM[11:0],4'b0\} |  |  |
|  |  | 0x0A | DDS1TW = \{DDS1TW[23:14],RAM[11:0],2'b0\} |  |  |
|  |  | OxOB | DDS1TW = \{DDS1TW[23:13],RAM[11:0],1'b0\} |  |  |
|  |  | 0x0C | DDS1TW = \{DDS1TW[23:12],RAM[11:0]\} |  |  |
|  |  | 0x0D | DDS1TW = \{DDS1TW[23:11],RAM[11:1]\} |  |  |
|  |  | Ox0E | DDS1TW = \{DDS1TW[23:10],RAM[11:2]\} |  |  |
|  |  | 0x0F | DDS1TW = \{DDS1TW[23:9],RAM[11:3]\} |  |  |
|  |  | 0x10 | DDS1TW = \{DDS1TW[23:8],RAM[11:4]\} |  |  |
|  |  | x | Reserved |  |  |

Start Delay4 Register (START_DLY4, Address 0x50)
Table 65. Bit Descriptions for START_DLY4

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | START_DELAY4 |  | Start delay of DAC4. | $0 \times 0000$ | R $\bar{W}$ |

## Start Address4 Register (START_ADDR4, Address 0x51)

Table 66. Bit Descriptions for START_ADDR4

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | START_ADDR4 |  | RAM address where DAC4 starts to read waveform. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 00$ | R $\bar{W}$ |

## Stop Address4 Register (STOP_ADDR4, Address 0x52)

Table 67. Bit Descriptions for STOP_ADDR4

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | STOP_ADDR4 |  | RAM address where DAC4 stops to read waveform. | $0 \times 000$ | R |
| $[3: 0]$ | RESERVED |  |  | $0 \times 00$ | R $\bar{W}$ |

## DDS Cycle4 Register (DDS_CYC4, Address 0x53)

Table 68. Bit Descriptions for DDS_CYC4

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_CYC4 |  | Number of sine wave cycles when DDS prestored waveform with <br> start and stop delays is selected for DAC4 output. | $0 \times 0001$ | R $\bar{W}$ |

## Start Delay3 Register (START_DLY3, Address 0x54)

Table 69. Bit Descriptions for START_DLY3

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | START_DELAY3 |  | Start delay of DAC3. | $0 \times 0000$ | RW |

## Start Address3 Register (START_ADDR3, Address 0x55)

Table 70. Bit Descriptions for START_ADDR3

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | START_ADDR3 |  | RAM address where DAC3 starts to read waveform. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## AD9106

## Stop Address3 Register (STOP_ADDR3, Address 0x56)

Table 71. Bit Descriptions for STOP_ADDR3

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | STOP_ADDR3 |  | RAM address where DAC3 stops to read waveform. | $0 \times 0000$ | RW |
| $[3: 0]$ | RESERVED |  |  | RW |  |

## DDS Cycles3 Register (DDS_CYC3, Address 0x57)

Table 72. Bit Descriptions for DDS_CYC3

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_CYC3 |  | Number of sine wave cycles when DDS prestored waveform with start and <br> stop delays is selected for DAC3 output. | $0 \times 0001$ | R $\bar{W}$ |

## Start Delay2 Register (START_DLY2, Address 0x58)

Table 73. Bit Descriptions for START_DLY2

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | START_DELAY2 |  | Start delay of DAC2. | $0 \times 0000$ | R $\bar{W}$ |

## Start Address2 Register (START_ADDR2, Address 0x59)

Table 74. Bit Descriptions for START_ADDR2

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | START_ADDR2 |  | RAM address where DAC2 starts to read waveform. | $0 \times 000$ | $R$ |
| $[3: 0]$ | RESERVED |  |  | RW |  |

## Stop Address2 Register (STOP_ADDR2, Address 0x5A)

Table 75. Bit Descriptions for STOP_ADDR2

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | STOP_ADDR2 |  | RAM address where DAC2 stops to read waveform. | $0 \times 000$ | R $\bar{W}$ |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## DDS Cycle2 Register (DDS_CYC2, Address 0x5B)

Table 76. Bit Descriptions for DDS_CYC2

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_CYC2 |  | Number of sine wave cycles when DDS prestored waveform with <br> start and stop delays is selected for DAC2 output. | $0 \times 0001$ | R $\bar{W}$ |

## Start Delay1 Register (START_DLY1, Address 0x5C)

Table 77. Bit Descriptions for START_DLY1

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | START_DELAY1 |  | Start delay of DAC1. | $0 \times 0000$ | R $\bar{W}$ |

## Start Address 1 Register (START_ADDR1, Address 0x5D)

Table 78. Bit Descriptions for START_ADDR1

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | START_ADDR1 |  | RAM address where DAC1 starts to read waveform. | $0 \times 000$ | R |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ |  |

## Stop Address 1 Register (STOP_ADDR1, Address 0x5E)

Table 79. Bit Descriptions for STOP_ADDR1

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | STOP_ADDR1 |  | RAM address where DAC1 stops to read waveform. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## DDS Cycle1 Register (DDS_CYC1, Address 0x5F)

Table 80. Bit Descriptions for DDS_CYC1

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_CYC1 |  | Number of sine wave cycles when DDS prestored waveform with <br> start and stop delays is selected for DAC1 output. | $0 \times 0001$ | R $\bar{W}$ |

## CFG Error Register (CFG_ERROR, Address 0x60)

Table 81. Bit Descriptions for CFG_ERROR

| Bits | Bit Field Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | ERROR_CLEAR |  | Writing this bit clears all errors. | 0 | R |
| $[14: 6]$ | CFG_ERROR |  |  | When DOUT_START is larger than pattern delay, this error <br> is toggled. | 0 |
| 5 | DOUT_START_LG_ERR |  | When pattern delay value is smaller than default value, <br> this error is toggled. | 0 | R |
| 4 | PAT_DLY_SHORT_ERR |  | When DOUT_START value is smaller than default value, <br> this error is toggled. | 0 | R |
| 3 | DOUT_START_SHORT_ERR |  | When period register setting value is smaller than pattern <br> play cycle, this error is toggled. | 0 | R |
| 2 | PERIOD_SHORT_ERR | When memory pattern play is not even in length in trigger <br> delay mode, this error flag is toggled. | 0 | R |  |
| 1 | ODD_ADDR_ERR | When there is a memory read conflict, this error flag is <br> toggled. | 0 | R |  |
| 0 | MEM_READ_ERR |  | R |  |  |

## OUTLINE DIMENSIONS



THE EXPOSED PAD, REFER TO THE EXPOSED PAD, REFER TO FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.
*COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5 WITH EXCEPTION TO EXPOSED PAD DIMENSION.

08-16-2010-B
Figure 55. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Very Thin Quad

$$
(C P-32-12)
$$

Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9106BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead LFCSP_WQ | CP-32-12 |
| AD9106BCPZRL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead LFCSP_WQ | CP-32-12 |
| AD9106-EBZ |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    * This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

[^1]:    ${ }^{1}$ Based on use of $8 \mathrm{k} \Omega$ external $\mathrm{xR} \mathrm{R}_{\text {St }}$ resistors.

[^2]:    ${ }^{1}$ Based on use of $8 \mathrm{k} \Omega$ external $\times R_{\text {SET }}$ resistors.

[^3]:    ${ }^{1}$ Based on the $85 \Omega$ resistors from DAC output terminals to ground.
    ${ }^{2}$ Start delay $=0$ faAC clock cycles.

[^4]:    ${ }^{1}$ SPICONFIG[10:15] should always be set to the mirror of SPICONFIG[5:0] to allow easy recovery of the SPI operation when the LSBFIRST bit is set incorrectly. Bit[15] = $\operatorname{Bit}[0], \operatorname{Bit}[14]=\operatorname{Bit}[1], \operatorname{Bit}[13]=\operatorname{Bit}[2], \operatorname{Bit}[12]=\operatorname{Bit}[3], \operatorname{Bit}[11]=\operatorname{Bit}[4]$ and $\operatorname{Bit}[10]=\operatorname{Bit}[5]$.

