

# ±60V Fault Protected, 3.3V to 5V, ±20V Common Mode Range, RS-485/RS-422 Transceivers with Cable Invert and ±15kV ESD

## ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E

The ISL32450E through ISL32457E are 3.3V to 5V powered, fault protected, extended common mode range differential transceivers for balanced communication. The RS-485 bus pins (driver outputs and receiver inputs) are protected against overvoltages up to  $\pm 60$ V, and against  $\pm 15$ kV ESD strikes. These transceivers operate in environments with common mode voltages up to  $\pm 20$ V (exceeds the RS-485 requirement), making this RS-485 family one of the more robust on the market.

Transmitters are RS-485 compliant with V<sub>CC</sub>  $\geq$  4.5V and deliver a 1.1V differential output voltage into the RS-485 specified 54 $\Omega$  load even with V<sub>CC</sub> = 3V.

Receiver (Rx) inputs feature a "Full Fail-Safe" design, which ensures a logic-high Rx output if Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus. Rx full fail-safe operation is maintained even when the Rx input polarity is switched (cable invert function on ISL32457E).

The ISL32457E includes a cable invert function that reverses the polarity of the Rx and Tx bus pins in case the cable is misconnected during installation.

See Table 1 on page 2 for key features and configurations by device number.

#### Related Literature

 See <u>FN7784</u>, "ISL32470E, ISL32472E, ISL32475E, ISL32478E: Fault Protected, Extended Common Mode Range, RS-485/RS-422 Transceivers with ±16.5kV ESD"

#### **Features**

- Fault Protected RS-485 Bus Pins...... Up to ±60V
   Extended Common Mode Range.....±20V
   Larger Than Required for RS-485
- ±15kV HBM ESD Protection on RS-485 Bus Pins
- Wide Supply Range . . . . . . . . . . . . . . . . . . 3V to 5.5V
- Cable Invert Pin (ISL32457E Only)
   Corrects for Reversed Cable Connections While Maintaining Rx
   Full Fail-safe Functionality
- 1/4 Unit Load for Up to 128 Devices on the Bus
- High Transient Overvoltage Tolerance . . . . . . . . . . ±80V
- Full Fail-safe (Open, Short, Terminated) RS-485 Receivers
- Choice of RS-485 Data Rates . . . . . . . . . . . . 250kbps or 1Mbps
- Pb-Free (RoHS Compliant)

## **Applications**

- Utility Meters/Automated Meter Reading Systems
- · Air Conditioning Systems
- · Security Camera Networks
- . Building Lighting and Environmental Control Systems
- Industrial/Process Control Networks




FIGURE 1. EXCEPTIONAL ISL32453E RX OPERATES AT >1Mbps EVEN WITH ±20V COMMON MODE VOLTAGE




FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON MODE RANGE vs STANDARD RS-485 DEVICES

**TABLE 1. SUMMARY OF FEATURES** 

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	EN PINS?	HOT PLUG	CABLE INVERT (INV) PIN?	QUIESCENT I <sub>CC</sub> (mA)	LOW POWER SHDN?	PIN COUNT
ISL32450E	Full	0.25	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32452E	Half	0.25	Yes	Yes	No	No	2.1	Yes	8
ISL32453E	Full	1	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32455E	Half	1	Yes	Yes	No	No	2.1	Yes	8
ISL32457E	Half	0.25	Yes	Tx Only	No	Yes	2.1	No	8


## **Ordering Information**


PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL32450EIBZ	ISL32450 EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL32450EIUZ	2450E	-40 to +85	10 Ld MSOP	M10.118
ISL32452EIBZ	32452 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL32452EIUZ	2452E	-40 to +85	8 Ld MSOP	M8.118
ISL32453EIBZ	ISL32453 EIBZ	-40 to +85	14 Ld SOIC	M14.15
SL32453EIUZ	2453E	-40 to +85	10 Ld MSOP	M10.118
SL32455EIBZ	32455 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL32455EIUZ	2455E	-40 to +85	8 Ld MSOP	M8.118
SL32457EIBZ	32457 EIBZ	-40 to +85	8 Ld SOIC	M8.15
SL32457EIUZ	2457E	-40 to +85	8 Ld MSOP	M8.118

- 1. Add "-T\*" suffix for tape and reel. Please refer to Tech Brief TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
  tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
  Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information pages for <a href="ISL32450E">ISL32453E</a>, <a href="ISL32453E">ISL32455E</a>, <a href="ISL32455E">ISL32455E</a>, <a href="ISL32455E">ISL3245E</a>, <a href="ISL32455E">ISL3245E</a>, <a href="ISL32455E">ISL3245E</a>, <a href=

## **Pin Configurations**

ISL32450E. ISL32453E (14 LD SOIC) **TOP VIEW** NC 1 14 V<sub>CC</sub> 13 NC RO 2 RE 3 12 A DE 4 11 B DI 5 10 Z 9 Y GND 6 GND 7 8 NC ISL32452E, ISL32455E (8 LD SOIC, 8 LD MSOP) **TOP VIEW** 8 Vcc RE B/Z 7 6 DE 3 DI 5 GND





ISL32457E (8 LD SOIC, 8 LD MSOP)

NOTE: Evaluate creepage and clearance requirements at your maximum fault voltage before using small pitch packages (e.g., MSOP).

## **Truth Tables**

	TRANSMITTING											
		OUTPUTS										
RE	DE	DI	INV (Note 4)	Y	Z							
Х	1	1	0	1	0							
Х	1	0	0	0	1							
Х	1	1	1	0	1							
х	1	0	1	1	0							
0	0	Х	х	High-Z	High-Z							
1	0	Х	х	High-Z (Note 5)	High-Z (Note 5)							


- 4. Parts without the INV pin follow the rows with INV = "0" and "X".
- 5. Low Power Shutdown Mode (see Notes 14 and 19).

	RECEIVING										
	OUTPUT										
RE (Note 19)	DE (Half Duplex)	DE (Full Duplex)	A-B	INV (Note 4)	RO						
0	0	х	≥ -0.01V	0	1						
0	0	х	≤ <b>-0.2V</b>	0	0						
0	0	х	≤ <b>0.01V</b>	1	1						
0	0	х	≥ <b>0.2V</b>	1	0						
0	0	х	Inputs Open or Shorted	х	1						
1	0	0	Х	х	High-Z (Note 5)						
1	1	1	Х	х	High-Z						


# **Pin Descriptions**

PIN NAME	ISL32450E, ISL32453E, (14 LD SOIC) PIN #	ISL32450E, ISL32453E, (10 LD MSOP) PIN #	ISL32452E, ISL32455E (8 LD SOIC, 8 LD MSOP) PIN #	ISL32457E (8 LD SOIC, 8 LD MSOP) PIN #	FUNCTION
RO	2	1	1	1	Receiver output. For parts without the cable invert function - or if INV is low - then: If A - B $\geq$ -10mV, R0 is high; if A - B $\leq$ -200mV, R0 is low. If INV is high, then: If B - A $\geq$ -10mV, R0 is high; if B - A $\leq$ -200mV, R0 is low. In all cases, R0 = High if A and B are unconnected (floating), or shorted together, or connected to an undriven, terminated bus (i.e., Rx is always failsafe open, shorted, and idle, even if polarity is inverted).
RE	3	2	2	N/A	Receiver output enable. RO is enabled when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high. Internally pulled low.
DE	4	3	3	3	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and they are high impedance when DE is low. Internally pulled high.
DI	5	4	4	4	Driver input. For parts without the cable invert function - or if INV is low - a low on DI forces output Y low and output Z high, while a high on DI forces output Y high and output Z low. The output states, relative to DI, invert if INV is high.
GND	6, 7	5	5	5	Ground connection.
A/Y	N/A	N/A	6	6	$\pm 60$ V Fault Protected and $\pm 15$ kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function - or if INV is low - A/Y is the non-inverting receiver input and non-inverting driver output. If INV is high, A/Y is the inverting receiver input and the inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	N/A	N/A	7	7	$\pm 60V$ Fault Protected and $\pm 15kV$ ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function - or if INV is low - B/Z is the inverting receiver input and inverting driver output. If INV is high, B/Z is the non-inverting receiver input and the non-inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Α	12	9	N/A	N/A	$\pm 60 \text{V}$ Fault Protected and $\pm 15 \text{kV}$ ESD protected RS-485/RS-422 non-inverting receiver input.
В	11	8	N/A	N/A	$\pm 60$ V Fault Protected and $\pm 15$ kV ESD protected RS-485/RS-422 inverting receiver input.
Y	9	6	N/A	N/A	$\pm 60 \text{V}$ Fault Protected and $\pm 15 \text{kV}$ ESD protected RS-485/RS-422 non-inverting driver output.
Z	10	7	N/A	N/A	$\pm 60$ V Fault Protected and $\pm 15$ kV ESD protected RS-485/RS-422 inverting driver output.
V <sub>CC</sub>	14	10	8	8	System power supply input (3V to 5.5V).
INV	N/A	N/A	N/A	2	Receiver and driver Cable Invert (polarity selection) input. When driven high this pin swaps the polarity of the driver output and receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.
NC	1, 8, 13	N/A	N/A	N/A	No Internal Connection.


# **Typical Operating Circuits**



#### ISL32450E, ISL32453E FULL DUPLEX NETWORK



#### ISL32452E, ISL32455E HALF DUPLEX NETWORK



ISL32457E HALF DUPLEX NETWORK USING CABLE INVERT FUNCTION

#### **Absolute Maximum Ratings**

V <sub>CC</sub> to Ground
Input Voltages
DI, DE, RE, INV0.3V to V <sub>CC</sub> + 0.3V
Input/Output Voltages
A/Y, B/Z, A, B, Y, Z
A/Y, $B/Z$ , $A$ , $B$ , $Y$ , $Z$
(Transient Pulse Through 100Ω, Note 6) ±80V
RO0.3V to (V <sub>CC</sub> +0.3V)
Short Circuit Duration
Y, Z Indefinite
ESD Rating see "Electrical Specifications"
Latch-up (per JESD78, Level 2, Class A) +125°C

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circ}C/W)$	$\theta_{JC}$ (°C/W)
8 Ld SOIC Package (Notes 7, 8)	108	47
8 Ld MSOP Package (Notes 7, 8)	140	40
10 Ld MSOP Package (Notes 7, 8)	135	50
14 Ld SOIC Package (Notes 7, 8)	88	39
Maximum Junction Temperature (Plastic Packa	age)	+150°C
8 Ld SOIC Package (Notes 7, 8)       108         8 Ld MSOP Package (Notes 7, 8)       140         10 Ld MSOP Package (Notes 7, 8)       135		5°C to +150°C
Pb-free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

#### **Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	3.3V or 5V
Temperature Range	40°C to +85°C
Bus Pin Common Mode Voltage Range	20V to +20V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- 6. Tested according to TIA/EIA-485-A, Section 4.2.6 (±80V for 15µs at a 1% duty cycle).
- 7. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 8. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). **Boldface limits apply over the operating temperature range, -40°C to +85°C.** 

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 17)	TYP	MAX (Note 17)	UNITS
DC CHARACTERISTICS						•		
Driver Differential V <sub>OUT</sub> (No load)	V <sub>OD1</sub>			Full	-	-	V <sub>CC</sub>	V
Driver Differential V <sub>OUT</sub> (Loaded,	V <sub>OD2</sub>	$R_L = 100\Omega (RS-422),$	V <sub>CC</sub> ≥ 4.5V	Full	2	3	-	V
Figure 3A)		$R_L = 54\Omega  (RS-485)$	V <sub>CC</sub> ≥ 4.5V	Full	1.7	2.3	V <sub>CC</sub>	٧
			V <sub>CC</sub> ≥ 3V	Full	1.1	1.3	V <sub>CC</sub>	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	$R_L$ = 54Ω or 100Ω (Figure 3A)		Full	-	-	0.2	V
Driver Differential V <sub>OUT</sub> with Common Mode Load (Figure 3B)	V <sub>OD3</sub>	$R_L = 60\Omega$ , $-20V \le V_{CM} \le 20V$ , $V_{CC} \ge 4.5V$		Full	1.5	-	-	V
Driver Common-Mode V <sub>OUT</sub> (Figure 3A)	v <sub>oc</sub>	$R_L = 54\Omega$ or $100\Omega$	$R_L = 54\Omega$ or $100\Omega$		-1	-	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	$R_L = 54\Omega$ or $100\Omega$ (F	igure 3A)	Full	-	-	0.2	V
Driver Short-Circuit Current	I <sub>OSD</sub>	DE = V <sub>CC</sub> , -20V ≤ V <sub>O</sub>	≤ 20V (Note 11)	Full	-250	-	250	mA
	I <sub>OSD1</sub>	At First Fold-back, 24	V ≤ V <sub>0</sub> ≤ -24V	Full	-83	-	83	mA
	I <sub>OSD2</sub>	At Second Fold-back,	35V ≤ V <sub>0</sub> ≤ -35V	Full	-13	-	13	mA
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, RE, INV (See Figure 25)		Full	2.35	-	-	٧
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, RE, INV		Full	-	-	0.8	V
Logic Input Current	I <sub>IN1</sub>	DI		Full	-1	-	1	μΑ
		DE, RE, INV		Full	-15	6	15	μΑ

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). **Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)** 

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TEMP (°C)	MIN (Note 17)	TYP	MAX (Note 17)	UNITS
Input/Output Current (A/Y, B/Z)	I <sub>IN2</sub>	DE = OV, V <sub>CC</sub> = OV or	V <sub>IN</sub> = 12V	Full	-	-	250	μΑ
		3.6V or 5.5V	V <sub>IN</sub> = -7V	Full	-200	-	-	μΑ
			V <sub>IN</sub> = ±20V	Full	-800	-	850	μΑ
			V <sub>IN</sub> = ±60V, (Note 18)	Full	-6	-	6	mA
Input Current (A, B)	I <sub>IN3</sub>	V <sub>CC</sub> = 0V or 3.6V or	V <sub>IN</sub> = 12V	Full	-	-	125	μΑ
(Full Duplex Versions Only)		5.5V	V <sub>IN</sub> = -7V	Full	-100	-	-	μΑ
			V <sub>IN</sub> = ±20V	Full	-500	-	500	μΑ
			V <sub>IN</sub> = ±60V, (Note 18)	Full	-3	-	3	mA
Output Leakage Current (Y, Z)	I <sub>OZD</sub>	$\overline{RE} = OV, DE = OV,$	V <sub>IN</sub> = 12V	Full	-	-	200	μΑ
(Full Duplex Versions Only)		V <sub>CC</sub> = 0V or 3.6V or 5.5V	V <sub>IN</sub> = -7V	Full	-100	-	-	μΑ
		0.01	V <sub>IN</sub> = ±20V	Full	-500	-	500	μΑ
			V <sub>IN</sub> = ±60V, (Note 18)	Full	-3	-	3	mA
Receiver Differential Threshold	V <sub>TH</sub>	-20V ≤ V <sub>CM</sub> ≤ 20V,	V <sub>CC</sub> ≤ 3.6V	Full	-200	-120	-10	mV
Voltage		(For ISL32457E only, A-B if INV = 0; B-A if INV = 1)	V <sub>CC</sub> ≥ 4.5V	Full	-250	-180	-10	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	-20V ≤ V <sub>CM</sub> ≤ 20V		+25	-	30	-	mV
Receiver Output High Voltage	V <sub>OH1</sub>	V <sub>ID</sub> = -10mV	I <sub>O</sub> = -4mA, V <sub>CC</sub> ≥ 3V	Full	2.4	-	-	V
	V <sub>OH2</sub>		I <sub>O</sub> = -8mA, V <sub>CC</sub> ≥ 4.5V	Full	2.4	-	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = 4mA, V <sub>CC</sub> ≥ 3V, V	/ <sub>ID</sub> = -200mV	Full	-	-	0.4	V
		I <sub>O</sub> = 5mA, V <sub>CC</sub> ≥ 4.5V <sub>,</sub> V <sub>ID</sub> = -250mV		Full	-	-	0.4	V
Three-State (High Impedance) Receiver Output Current (Note 19)	I <sub>OZR</sub>	$0V \le V_O \le V_{CC}$		Full	-1	0.01	1	μΑ
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \le V_0 \le V_{CC}$		Full	-	-	±115	mA
SUPPLY CURRENT	1					1		
No-Load Supply Current (Note 10)	Icc	$DE = V_{CC}, \overline{RE} = 0V \text{ or } V_{CC}$	V <sub>CC</sub> , DI = OV or V <sub>CC</sub>	Full	-	2.1	4.5	mA
Shutdown Supply Current (Note 19)	I <sub>SHDN</sub>	DE = OV, RE = V <sub>CC</sub> , DI	= OV or V <sub>CC</sub>	Full	-	10	35	μΑ
ESD PERFORMANCE		1						
All Pins		Human Body Model (Tested per JESD22-A	<b>114E</b> )	+25	-	±8	-	kV
		Machine Model (Tested per JESD22-A	<b>115-A</b> )	+25	-	±700	-	V
RS-485 Pins (A, B, Y, Z,		Human Body Model,	Full Duplex	+25	-	±15	-	kV
A/Y, B/Z)		From Bus Pins to GND	Half Duplex	+25	-	±16.5	-	kV
DRIVER SWITCHING CHARACTERIS	TICS (250kb	pps VERSIONS; ISL324	50E, ISL32452E, ISL32	2457E)				1
Driver Differential Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_D = 54\Omega, C_D = 50pF$	(Figure 4)	Full	-	280	1000	ns
Driver Differential Output Skew	tskew	$R_D = 54\Omega$ , $C_D = 50pF$	(Figure 4)	Full	-	4	100	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{D} = 54\Omega, C_{D} = 50pF$	(Figure 4)	Full	250	650	1500	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 820pF (Figure 6)	)	Full	250	-	-	kbps
Driver Enable to Output High	t <sub>ZH</sub>	SW = GND (Figure 5),	(Note 12)	Full	-	-	1600	ns

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). **Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)** 

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 17)	TYP	MAX (Note 17)	UNITS
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> (Figure 5), (Note 12)	Full	-	-	1600	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> (Figure 5)	Full	-	-	300	ns
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND (Figure 5)	Full	-	-	300	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 14, 19)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	SW = GND (Figure 5), (Notes 14, 15, 19)	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	SW = V <sub>CC</sub> (Figure 5), (Notes 14, 15, 19)	Full	-	-	3000	ns
DRIVER SWITCHING CHARACTERIS	TICS (1Mbps	VERSIONS; ISL32453E, ISL32455E)			"	1	
Driver Differential Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_D = 54\Omega, C_D = 50pF (Figure 4)$	Full	-	70	200	ns
Driver Differential Output Skew	tskew	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 4)	Full	-	4	25	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_D = 54\Omega$ , $C_D = 50$ pF (Figure 4)	Full	50	130	300	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 820pF (Figure 6)	Full	1	-	-	Mbps
Driver Enable to Output High	tzH	SW = GND (Figure 5), (Note 12)	Full	-	-	300	ns
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> (Figure 5), (Note 12)	Full	-	-	300	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> (Figure 5)	Full	-	-	300	ns
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND (Figure 5)	Full	-	-	300	ns
Time to Shutdown	tSHDN	(Note 14)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	SW = GND (Figure 5), (Notes 14, 15)	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	tzl(SHDN)	SW = V <sub>CC</sub> (Figure 5), (Notes 14, 15)	Full	-	-	3000	ns
RECEIVER SWITCHING CHARACTER	RISTICS (250)	kbps VERSIONS; ISL32450E, ISL32452E, IS	L32457E	E)	1		1
Maximum Data Rate	f <sub>MAX</sub>	(Figure 7)	Full	250	-	-	kbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 7)	Full	-	240	325	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 7)	Full	-	6	25	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 8), (Notes 13, 19)	Full	-	-	80	ns
Receiver Enable to Output High	<sup>t</sup> zH	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 8), (Notes 13, 19)	Full	-	-	80	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 8), (Note 19)	Full	-	-	80	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 8), (Note 19)	Full	-	-	80	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 14, 19)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	<sup>t</sup> ZH(SHDN)	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 8), (Notes 14, 16, 19)	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 8), (Notes 14, 16, 19)	Full	-	-	2500	ns
RECEIVER SWITCHING CHARACTER	RISTICS (1Mb	ps VERSIONS; ISL32453E, ISL32455E)	1		1	I	1
Maximum Data Rate	f <sub>MAX</sub>	(Figure 7)	Full	1	-	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 7)	Full	-	115	200	ns

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). **Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)** 

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 17)	ТҮР	MAX (Note 17)	UNITS
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 7)	Full	-	4	20	ns
Receiver Enable to Output Low	<sup>t</sup> ZL	$R_L = 1$ k $\Omega$ , $C_L = 1$ 5pF, SW = $V_{CC}$ (Figure 8), (Note 13)	Full	-	-	80	ns
Receiver Enable to Output High	t <sub>ZH</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 8), (Note 13)	Full	-	-	80	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 8)	Full	-	-	80	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 8)	Full	-	-	80	ns
Time to Shutdown	t <sub>SHDN</sub>	(Note 14)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = GND (Figure 8), (Notes 14, 16)	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	tzl(SHDN)	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = $V_{CC}$ (Figure 8), (Notes 14, 16)	Full	-	-	2500	ns

#### NOTES:

- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 10. Supply current specification is valid for loaded drivers when DE = 0V.
- 11. Applies to peak current. See "Typical Performance Curves" beginning on page 14 for more information.
- 12. Keep RE = 0 to prevent the device from entering SHDN (does not apply to the ISL32457E).
- 13. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 14. Transceivers are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 60ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low Power Shutdown Mode" on page 13.
- 15. Keep RE = VCC, and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 16. Set the  $\overline{RE}$  signal high time >600ns to ensure that the device enters SHDN.
- 17. Compliance to data sheet limits is assured by one or more methods: production test, characterization and/or design.
- 18. See "Caution" statement below the "Recommended Operating Conditions" on page 6.
- $\textbf{19. Does not apply to the ISL32457E}. \textbf{The ISL32457E} \ \textbf{has no Rx enable function, and thus no SHDN function.}$

## **Test Circuits and Waveforms**





FIGURE 3. DC DRIVER TEST CIRCUITS

intersil\*

## **Test Circuits and Waveforms** (Continued)







FIGURE 4A. TEST CIRCUIT

FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES



PARAMETER	OUTPUT	RE	DI	sw	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	50
t <sub>LZ</sub>	Y/Z	Х	0/1	v <sub>cc</sub>	50
t <sub>ZH</sub>	Y/Z	0 (Note 12)	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0 (Note 12)	0/1	v <sub>cc</sub>	100
t <sub>ZH(SHDN)</sub>	Y/Z	1 (Note 15)	1/0	GND	100
t <sub>ZL(SHDN)</sub>	Y/Z	1 (Note 15)	0/1	v <sub>cc</sub>	100





FIGURE 5A. TEST CIRCUIT

FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. DRIVER ENABLE AND DISABLE TIMES







FIGURE 6B. MEASUREMENT POINTS

FIGURE 6. DRIVER DATA RATE

# Test Circuits and Waveforms (Continued)







FIGURE 7A. TEST CIRCUIT

FIGURE 7B. MEASUREMENT POINTS

FIGURE 7. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	DE	A	sw	
t <sub>HZ</sub>	0	+1.5V	GND	
t <sub>LZ</sub>	0	-1.5V	V <sub>CC</sub>	
t <sub>ZH</sub> (Note 13)	0	+1.5V	GND	
t <sub>ZL</sub> (Note 13)	0	-1.5V	v <sub>cc</sub>	
t <sub>ZH(SHDN)</sub> (Note 16)	0	+1.5V	GND	
t <sub>ZL(SHDN)</sub> (Note 16)	0	-1.5V	V <sub>CC</sub>	




FIGURE 8A. TEST CIRCUIT

FIGURE 8B. MEASUREMENT POINTS

FIGURE 8. RECEIVER ENABLE AND DISABLE TIMES

## **Application Information**

RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000 feet; thus, the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

The ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E are a family of ruggedized RS-485 transceivers that improve on the RS-485 basic requirements and therefore increases system reliability. The CMR increases to ±20V, while the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to ±60V. Additionally, the ±15kV to ±16.5kV built-in ESD protection complements the fault protection.

#### **Receiver (Rx) Features**

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is better than ±200mV (3.3V operation), as required by the RS-422 and RS-485 specifications.

Receiver input (load) current surpasses the RS-422 specification of 3mA, and is four times lower than the RS-485 "Unit Load (UL)" requirement of 1mA maximum. Thus, these products are known as "one-quarter UL" transceivers, and there can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.

The Rx functions with common mode voltages as great as ±20V, making them ideal for industrial or long networks where induced voltages are a realistic concern.

All the receivers include a "full fail-safe" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (i.e., an idle bus).

Receivers easily meet the data rates supported by the corresponding driver, and most receiver outputs are three-statable via the active low RE input.

The Rx in the 250kbps and 1Mbps versions include noise filtering circuitry to reject high frequency signals. The 1Mbps version typically rejects pulses narrower than 50ns (equivalent to 20Mbps), while the 250kbps Rx rejects pulses below 150ns (6.7Mbps).

#### **Driver (Tx) Features**

The RS-485/RS-422 driver is a differential output device that delivers at least 1.7V across a  $54\Omega$  load (RS-485), and at least 2V across a 100 $\Omega$  load (RS-422) with  $V_{CC} \ge 4.5V$ . The drivers feature low propagation delay skew to maximize bit width and to minimize EMI, and all drivers are three-statable via the active high DE input.

The 250kbps and 1Mbps driver outputs are slew rate limited to minimize EMI and to minimize reflections in unterminated or improperly terminated networks.

### **High Overvoltage (Fault) Protection Increases Ruggedness**

NOTE: The available smaller pitch package (MSOP) may not meet the creepage and clearance (C&C) requirements for ±60V levels. The user is advised to determine his C&C requirements before selecting a package

The ±60V (referenced to the IC GND) fault protection on the RS-485 pins makes these transceivers some of the most rugged on the market. This level of protection makes the ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E ideal for applications in which power (e.g., 24V and 48V supplies) must be routed in the conduit with the data lines and for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines will destroy an unprotected device. The ±60V fault levels of this family are at least four times higher than the levels specified for standard RS-485 ICs. The ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E protection is active whether the Tx is enabled or disabled, and even if the IC is powered down.

If transients or voltages (including overshoots and ringing) greater than ±60V are possible, then additional external protection is required. Use a protection device with the lowest clamping voltage acceptable for the application, and remember that TVS type devices typically clamp 5V to 10V above the designated stand-off voltage (e.g., a "54V TVS" clamps between 60V and 66V).

## **Wide Common Mode Voltage (CMV) Tolerance Improves Operating Range**

RS-485 networks operating in industrial complexes or over long distances are susceptible to large CMV variations. Either of these operating environments may suffer from large node-to-node ground potential differences or CMV pickup from external electromagnetic sources, and devices with only the minimum required +12V to -7V CMR may malfunction. The ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E extended ±20V CMR allows for operation in environments that would overwhelm lesser transceivers. Additionally, the Rx will not phase invert (erroneously change state) even with CMVs of ±25V or differential voltages as large as 40V.

#### **Cable Invert (Polarity Reversal) Function**

With large node count RS-485 networks, it is common for some cable data lines to be wired backwards during installation. When this happens, the node is unable to communicate over the network. Once a technician finds the miswired node, he must then rewire the connector, which is time consuming.

The ISL32457E simplifies this task by including a cable invert pin (INV) that allows the technician to invert the polarity of the Rx input and the Tx output pins simply by moving a jumper to change the state of the invert pin. When the invert pin is low, the IC operates like any standard RS-485 transceiver, and the bus pins have their normal polarity definition of A and Y as noninverting and B and Z as inverting. With the invert pin high, the corresponding bus pins reverse their polarity, so B and Z become noninverting, and A and Y become inverting.

Intersil's unique cable invert function is superior to that found on competing devices, because the Rx full fail-safe function is maintained, even when the Rx polarity is reversed. Competitor devices implement the Rx invert function simply by inverting the Rx output. This means that with the Rx inputs floating or shorted together, the Rx appropriately delivers a logic 1 in normal polarity, but outputs a logic low when the IC is operated in the inverted mode. Intersil's innovative Rx design guarantees that, with the Rx inputs floating or shorted together ( $V_{\text{ID}} = 0V$ ), the Rx output remains high, regardless of the state of the invert pin.

#### **Data Rate, Cables, and Terminations**

RS-485/RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. Devices operating at 1Mbps can operate at full data rates with lengths up to 800ft (244m). Jitter is the limiting parameter at this faster data rate, so employing encoded data streams (e.g., Manchester coded or Return-to-Zero) may allow increased transmission distances. The slow versions can operate at 115kbps or less at the full 4000ft (1220m) distance, or at 250kbps for lengths up to 3000ft (915m). DC cable attenuation is the limiting parameter, so using better quality cables (e.g., 22 AWG) may allow increased transmission distance.

Twisted pair is the cable of choice for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

Short networks using the 250kbps versions need not be terminated; however, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point or point-to-multipoint (single driver on bus like RS-422) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega)$  at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

#### **Built-In Driver Overload Protection**

As stated previously, the RS-485 specification requires that drivers survive worst-case bus contentions undamaged. These transceivers meet this requirement via driver output short-circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate a double fold-back short-circuit current limiting scheme, which ensures that the

output current never exceeds the RS-485 specification, even at the common mode and fault condition voltage range extremes. The first fold-back current level ( $\approx$ 83mA) is set to ensure that the driver never folds back when driving loads with common mode voltages up to  $\pm$ 20V. The very low second fold-back current setting ( $\approx$ 13mA) minimizes power dissipation if the Tx is enabled when a fault occurs.

In the event of a major short-circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about +15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

#### **Low Power Shutdown Mode**

These BiCMOS transceivers all use a fraction of the power required by competitive devices, but they (excluding ISL32457E) also include a shutdown feature that reduces the already low quiescent  $I_{CC}$  to a 10 $\mu$ A trickle. These devices enter shutdown whenever the receiver and driver are simultaneously disabled ( $\overline{RE} = V_{CC}$  and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns guarantees that the transceiver will not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. Refer to Notes 12, 13, 14, 15 and 16, at the end of the "Electrical Specification" table on page 9, for more information.

## **Typical Performance Curves** T<sub>A</sub> = +25 °C; Unless Otherwise Specified.




FIGURE 9. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 11. SUPPLY CURRENT vs TEMPERATURE




FIGURE 13. BUS PIN CURRENT vs BUS PIN VOLTAGE




FIGURE 10. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 12. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE




FIGURE 14. DRIVER OUTPUT CURRENT VS SHORT CIRCUIT
VOLTAGE

## Typical Performance Curves T<sub>A</sub> = +25 °C; Unless Otherwise Specified. (Continued)




FIGURE 15. DRIVER DIFFERENTIAL PROPAGATION DELAY vs
TEMPERATURE (ISL32450E, ISL32452E, ISL32457E)




FIGURE 17. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32453E, ISL32455E)




FIGURE 19. ±20V RECEIVER PERFORMANCE (ISL32450E, ISL32452E, ISL32457E)




FIGURE 16. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32450E, ISL32452E, ISL32457E)




FIGURE 18. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32453E, ISL32455E)





FIGURE 20. ±20V RECEIVER PERFORMANCE (ISL32453E, ISL32455E)

## Typical Performance Curves T<sub>A</sub> = +25 °C; Unless Otherwise Specified. (Continued)






FIGURE 21. V<sub>CC</sub> = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32450E, ISL32452E, ISL32457E)




FIGURE 23.  $V_{CC}$  = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32450E, ISL32452E, ISL32457E)




FIGURE 25. LOGIC INPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 22.  $V_{CC} = 3.3V$ , DRIVER AND RECEIVER WAVEFORMS (ISL32453E, ISL32455E)




FIGURE 24.  $V_{CC}$  = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32453E, ISL32455E)

## **Die Characteristics**

**SUBSTRATE POTENTIAL (POWERED UP):** 

**GND** 

#### **PROCESS:**

Si Gate BiCMOS

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
February 20, 2012	FN7921.0	Initial Release

#### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL32450E. ISL32453E. ISL32455E. ISL32455E. ISL32457E

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <a href="http://rel.intersil.com/reports/search.php">http://rel.intersil.com/reports/search.php</a>

intersil

For additional products, see <a href="https://www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


# **Package Outline Drawing**


#### M8.118


**8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE** 


Rev 4, 7/11












TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.


# **Package Outline Drawing**


#### M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev  $\mathbf{4}, \mathbf{1/12}$ 










- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- ${\bf 5.} \ \ {\bf Terminal\ numbers\ are\ shown\ for\ reference\ only.}$
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

#### Mini Small Outline Plastic Packages (MSOP)



#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only


# M10.118 (JEDEC MO-187BA) 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE


INCHES MILLIMETERS							
	INCHES		MILLIN				
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
Α	0.037	0.043	0.94	1.10	-		
A1	0.002	0.006	0.05	0.15	-		
A2	0.030	0.037	0.75	0.95	-		
b	0.007	0.011	0.18	0.27	9		
С	0.004	0.008	0.09	0.20	-		
D	0.116	0.120	2.95	3.05	3		
E1	0.116	0.120	2.95	3.05	4		
е	0.020 BSC		0.50 BSC		-		
Е	0.187	0.199	4.75	5.05	-		
L	0.016	0.028	0.40	0.70	6		
L1	0.037 REF		0.95 REF		-		
N	10		10		7		
R	0.003	-	0.07	-	-		
R1	0.003	-	0.07	-	-		
θ	5 <sup>0</sup>	15 <sup>0</sup>	5 <sup>0</sup>	15 <sup>0</sup>	-		
α	0°	6 <sup>0</sup>	0°	6 <sup>0</sup>	-		

Rev. 0 12/02


# **Package Outline Drawing**


M14.15
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 1, 10/09






**TOP VIEW** 







- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 indentifier may be either a mold or mark feature.
- 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.