

P-Channel Enhancement-Mode Vertical DMOS FET

Features

- High input impedance and high gain
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- Free from secondary breakdown

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic systems
- Analog switches
- Power management
- Telecom switches

Ordering Information

Part Number	Package Option	Packing
TP0610T-G	TO-236AB (SOT-23)	3000/Reel

-G denotes a lead (Pb)-free / RoHS compliant package. Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	θ _{ja}
TO-236AB (SOT-23)	203°C/W

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Product Summary

BV_{DSS}/BV_{DGS}	R _{DS(ON)} (max)	l _{D(ON)} (min)			
-60V	10Ω	-50mA			

Pin Configuration



Product Marking

T50W

W = Code for week sealed _____ = "Green" Packaging

Package may or may not include the following marks: Si or () TO-236AB (SOT-23)

TP0610T

Thermal Characteristics

Package	Ι _D (continuous) [†]	Ι _D (pulsed)	Power Dissipation @T _A = 25°C	l _{DR} [†]	I _{DRM}
TO-236AB (SOT-23)	-120mA	-400mA	0.36W	-120mA	-400mA

Notes:

 $\uparrow I_{D}$ (continuous) is limited by max rated T_{i} .

Electrical Characteristics (*T_A* = 25°C unless otherwise specified)


Sym	Parameter		Тур	Max	Units	Conditions		
BV _{DSS}	Drain-to-source breakdown voltage	-60	-	-	V	V _{GS} = 0V, Ι _D = -10μΑ		
V _{GS(th)}	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$		
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	6.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$		
I _{GSS}	Gate body leakage	-	-	±10	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
			-	-1.0		V_{GS} = 0V, V_{DS} = Max Rating		
I _{DSS}	Zero gate voltage drain current	-	-	-200	μA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$		
I _{D(ON)}	On-state drain current	-50	-	-	mA	V _{GS} = -4.5V, V _{DS} = -10V		
D	Static drain-to-source on-state resistance		-	25	Ω	V_{GS} = -4.5V, I_{D} = -25mA		
R _{DS(ON)}	Static drain-to-source on-state resistance		-	10	52	V _{GS} = -10V, I _D = -200mA		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.0	%/°C	V _{GS} = -10V, I _D = -200mA		
G _{FS}	Forward transconductance	60	-	-	mmho	V _{DS} = -10V, I _D = -100mA		
C _{ISS}	Input capacitance	-	-	60		V _{GS} = 0V,		
C _{oss}	Common source output capacitance	-	-	30	pF	$V_{\rm DS}^{\rm o}$ = -25V,		
C _{RSS}	Reverse transfer capacitance	-	-	10		f = 1.0 MHz		
t _{d(ON)}	Turn-on delay time	-	-	10				
t _r	Rise time	-	-	15		$V_{DD} = -25V,$		
t _{d(OFF)}	Turn-off delay time	-	-	15	ns	$I_{D} = -180 \text{mA},$ $R_{GEN} = 25\Omega$		
t _r	Fall time	-	-	20		GEN		
V _{SD}	Diode forward voltage drop	-	-	-2.0	V	V _{GS} = 0V, I _{SD} = -120mA		
t _{rr}	Reverse recovery time	-	400	-	ns	V _{GS} = 0V, I _{SD} = -400mA		

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




TP0610T


Typical Performance Curves






















Doc.# DSFP-TP0610T C081313

TP0610T


Typical Performance Curves (cont.)




Transconductance vs. Drain Current




Maximum Rated Safe Operating Area







Power Dissipation vs. Case Temperature



Thermal Response Characteristics



3-Lead TO-236AB (SOT-23) Package Outline (T) 2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch



	V	ïew	Α	- A
--	---	-----	---	-----

Symb	ol	Α	A1	A2	b	D	E	E1	е	e1	L	L1	θ		
Dimension	MIN	0.89	0.01	0.88	0.30	2.80	2.10	1.20	0.05	4.00	0.20†	0.54	0 0		
Dimension (mm)	NOM	-	-	0.95	-	2.90	-	1.30	0.95 BSC	1.90 BSC	0.50	0.54 REF	-		
(((((((((((((((((((((((((((((((((((((((MAX	1.12	0.10	1.02	0.50	3.04	2.64	1.40	воо	BSC	000	530	0.60		8 0

Α 🗲

JEDEC Registration TO-236, Variation AB, Issue H, Jan. 1999.

Side View

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO236ABK1, Version C041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

