16-Bit, 10 MSPS ANALOG-TO-DIGITAL CONVERTER

FEATURES

High-Speed, Wide Bandwidth $\Delta \Sigma$ ADC

Burr-Brown Products

from Texas Instruments

- **10MSPS Output Data Rate**
- 4.9MHz Signal Bandwidth
- 86dBFS Signal-to-Noise Ratio
- -94dB Total Harmonic Distortion •
- 95dB Spurious-Free Dynamic Range
- **On-Chip Digital Filter Simplifies Anti-Alias** Requirements
- SYNC Pin for Simultaneous Sampling with Multiple ADS1610s
- Low 3µs Group Delay
- **Parallel Interface** •
- **Directly Connects to TMS320 DSPs**
- **Out-of-Range Alert Pin**

APPLICATIONS

- **Scientific Instruments**
- **Test Equipment**
- Communications


DESCRIPTION

The ADS1610 is a high-speed, high-precision, delta-sigma ($\Delta\Sigma$) analog-to-digital converter (ADC) with 16-bit resolution operating from a 5V analog and 3V digital supply. Featuring an advanced а multi-stage analog modulator combined with an on-chip digital decimation filter, the ADS1610 achieves 86 dBFS signal-to-noise ratio (SNR) in a 5MHz signal bandwidth; while the total harmonic distortion is -94dB.

The ADS1610 $\Delta\Sigma$ topology provides key system-level design advantages with respect to anti-alias filtering and clock jitter. The design of the user's front-end anti-alias filter is simplified since the on-chip digital filter greatly attenuates out-of-band signals. The ADS1610s filter has a brick wall response with a very flat passband (±0.0002dB of ripple) followed immediately by a very wide stop band (5MHz to 55MHz). Clock jitter becomes especially critical when digitizing high frequency, large-amplitude signals. The ADS1610 significantly reduces clock jitter sensitivity by an effective averaging of clock jitter as a result of oversampling the input signal.

Output data is supplied over a parallel interface and easily connects to TMS320 digital signal processors (DSPs). The power dissipation can be adjusted with an external resistor, allowing for reduction at lower operating speeds.

With its outstanding high-speed performance, the ADS1610 is well-suited for demanding applications in data acquisition, scientific instruments, test and measurement equipment, and communications. The ADS1610 is offered in a TQFP64 package and is specified from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ADS1610 passes 1.5K CDM testing. ADS1610 passes 1kV human body model testing (TI Standard is 2kV).

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	VALUE	UNIT
AVDD to AGND	-0.3 to +6	V
DVDD to DGND	-0.3 to +3.6	V
AGND to DGND	-0.3 to +0.3	V
Input ourrent 1	100, Momentary	mA
Input current, I _I	10, Continuous	IIIA
Analog I/O to AGND	-0.3 to AVDD + 0.3	V
Digital I/O to DGND	-0.3 to DVDD + 0.3	V
Maximum junction temperature, T _J	150	°C
Operating free-air temperature range, T _A	-40 to +105	°C
Storage temperature range, T _{stg}	-60 to +150	°C
Lead temperature (soldering, 10s)	260	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

ELECTRICAL CHARACTERISTICS

All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 60MHz, V_{REF} = 3V, MODE = 00, V_{CM} = 2.5V, and RBIAS = 19k Ω (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					r	
VID(AINP - AINN)	Differential input voltage (AINP-AINN)			±V _{REF}		V
VIC(AINP + AINN)/2	Common-mode input voltage			2.5		V
V _{IHA}	Absolute input voltage (AINP or AINN with respect to AGND)		-0.1		4.2	V
DYNAMIC SPEC	IFICATIONS	·				
	Data rate			$10\left(\frac{f_{CLK}}{60 \text{ MHz}}\right)$		MSPS
SNR	Signal-to-noise ration relative to full-scale ⁽¹⁾	f _{IN} = 100kHz, –2dBFS	83	86		dBFS

(1) For reference, this dynamic specification is extrapolated to full-scale and is thus dBFS. Subsequent dynamic specifications are dBc (dB), which is: Specification (in dBc) = Specification (in dBFS) + AIN (input amplitude in dBFS). For more information see Understanding and comparing datasheets for high-speed ADCs.

ELECTRICAL CHARACTERISTICS (continued)

All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, $f_{CLK} = 60MHz$, $V_{REF} = 3V$, MODE = 00, $V_{CM} = 2.5V$, and RBIAS = 19k Ω (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		f _{IN} = 100kHz, –2dBFS	81	84		
		f _{IN} = 100kHz, –6dBFS	77	80		
		f _{IN} = 100kHz, -20dBFS		66		
		f _{IN} = 1MHz, –2dBFS		83		
SNR	Signal-to-noise ratio	f _{IN} = 1MHz, –6dBFS		80		dB
		f _{IN} = 1MHz, –20dBFS		66		
		f _{IN} = 4MHz, –2dBFS	79.5	83		
		f _{IN} = 4MHz, –6dBFS	76	79		
		f _{IN} = 4MHz, –20dBFS		65		
		f _{IN} = 100kHz, –2dBFS		-90	-83	
		f _{IN} = 100kHz, –6dBFS		-95	-85	
		f _{IN} = 100kHz, –20dBFS		-95		
		f _{IN} = 1MHz, –2dBFS		-91		
THD	Total harmonic distortion	f _{IN} = 1MHz, –6dBFS		-93		dB
		f _{IN} = 1MHz, –20dBFS		-95		-
		f _{IN} = 4MHz, –2dBFS		-109	-100	
		f _{IN} = 4MHz, –6dBFS		-105	-100	
		f _{IN} = 4MHz, -20dBFS		-95		
		f _{IN} = 100kHz, –2dBFS		83		
		f _{IN} = 100kHz, –6dBFS		79		
		f _{IN} = 100kHz, –20dBFS		65		
		f _{IN} = 1MHz, –2dBFS		82		
SINAD	Signal-to-noise and distortion	f _{IN} = 1MHz, –6dBFS		79		dB
		f _{IN} = 1MHz, –20dBFS		65		
		f _{IN} = 4MHz, –2dBFS		83		
		f _{IN} = 4MHz, –6dBFS		79		
		f _{IN} = 4MHz, –20dBFS		65		
		f _{IN} = 100kHz, –2dBFS	85	90		
		f _{IN} = 100kHz, –6dBFS	90	96		
		f _{IN} = 100kHz, –20dBFS		96		
		f _{IN} = 1MHz, –2dBFS		94		
SFDR	Spurious-free dynamic range	f _{IN} = 1MHz, –6dBFS		94		dB
		f _{IN} = 1MHz, –20 dBFS		96		1
		f _{IN} = 4MHz, –2dBFS	100	109		1
		f _{IN} = 4MHz, –6dBFS	100	105		1
		f _{IN} = 4MHz, –20dBFS		95		1
	Aperture jitter	Excludes jitter of CLK source		2		ps, rms
	Aperture delay			4		ns

ELECTRICAL CHARACTERISTICS (Continued)


All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, $f_{CLK} = 60MHz$, $V_{REF} = 3V$, MODE = 00, $V_{CM} = 2.5V$, and RBIAS = 19k Ω (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	FILTER CHARACTERISTICS					
	Passband		0		$4.4\left(\frac{f_{CLK}}{60 \text{ MHz}}\right)$	MHz
	Passband ripple				±0.0002	dB
	Passband transition	-0.1dB attenuation		$4.6\left(\frac{f_{CLK}}{60 \text{ MHz}}\right)$		MHz
		-3.0dB attenuation		$4.9 \left(\frac{f_{CLK}}{60 \text{ MHz}} \right)$		101112
	Stop band		5.6		54.4	MHz
	Stop band attentuation		80	See Figure 34		dB
t _{d(grp)}	Group delay			$3.0\left(\frac{60 \text{ MHz}}{\text{f}_{\text{CLK}}}\right)$		μs
ts	Settling time	To ±0.001%		$5.5\left(\frac{60 \text{ MHz}}{\text{f}_{\text{CLK}}}\right)$		μs
STATIC S	SPECIFICATIONS					
	Resolution	No missing codes	16			Bits
	Input rms noise	Shorted input		1.0	1.4	LSB (rms)
	Integral nonlinearity	1V input		±0.4		LSB
	Integral nonlinearity	2.5V input		±1.5		LSB
	Differential nonlinearity			±0.5		LSB
V _{IO}	Offset error	T = 25°C		0.05		%FS
	Offset drift			5		ppm/°C
G _(ERR)	Gain error	T = 25°C		±0.3 ⁽¹⁾		%FS
G	Gain drift	Excluding reference drift		10		ppm/°C
CMRR	Common-mode rejection ratio	At DC		60		dB
PSRR	Supply-voltage rejection ratiio	At DC		80		dB
	EREFERENCE			1	T	[
V _{ref}	Reference voltage, (VREFP - VREFN)		2.9	3.0	3.1	V
VREFP			3.6	4.0	4.4	V
VREFN			0.9	1.0	1.1	V
VMID			2.2	2.5	3.8	V
			0		D. C.C.	.,
VIH	High-level input voltage		0.7DVDD		DVDD	V
V _{IL}	Low-level input voltage				0.3DVDD	V
V _{OH}	High-level output voltage	$I_{OH} = -50\mu A$	0.8DVDD		0.001/000	V
V _{OL}	Low-level output voltage	$I_{OL} = 50\mu A$			0.2DVDD	V
	Input leakage current	DGND < V _{DIGITAL INPUT} < DVDD			±10	μΑ
			4.0	5.0	E 4	
VAVDD	AVDD voltage		4.9	5.0	5.1	V
V _{DVDD}	DVDD voltage		2.7	3.0	3.6	V
I _{AVDD}	AVDD current			150	170	mA
I _{DVDD}	DVDD current Power dissipation			70 960	80 1100	mA
P _D	rower uissipalion	PD = low		4		mW

(1) There is a constant gain error of 3.8% in addition to the variable gain error of $\pm 0.3\%$. Therefore, the gain error is $3.8 \pm 0.3\%$.

DEVICE INFORMATION

PIN CONFIGURATION



TERMINAL FUNCTIONS

TERMINAL		ANALOG/DIGITAL	DESCRIPTION				
NAME	NO.	INPUT/OUTPUT	DESCRIPTION				
AGND	1, 3, 6, 9, 11, 55	Analog	Analog ground				
AVDD	2, 7, 10, 12	Analog	Analog supply				
AINN	4	Analog input	Negative analog input				
AINP	5	Analog input	Positive analog input				
RBIAS	8	Analog	Analog bias setting resistor				
NC	13, 16, 27, 28, 45–48	_	Must be left unconnected.				
MODE	14, 15	Digital input	Control for four output modes (See MODE SELECTION section)				
PD	17	Digital input; active low	Power-down				
DVDD	18, 26, 49, 50, 52, 53	Digital	Digital supply				
DGND	19, 25, 51, 54	Digital	Digital ground				
SYNC	20	Digital input; active low	Digital reset				
CS	21	Digital input; active low	Chip-select				

TERMINAL FUNCTIONS (continued)

ŧ.

Texas INSTRUMENTS www.ti.com

TERMINAL		ANALOG/DIGITAL	DESCRIPTION		
NAME	NO.	INPUT/OUTPUT	DESCRIPTION		
RD	22	Digital input; Active low	Read enable		
OTR	23	Digital output	Analog inputs out-of-range		
DRDY	24	Digital output	Data ready		
DOUT[15:0]	29–44	Digital output	Data output. DOUT[15] is the MSB and DOUT[0] is the LSB.		
CLK	56	Digital input	Clock input		
AGND2	57	Analog	Analog ground for AVDD2		
AVDD2	58	Analog	Analog supply for modulator clocking		
VCAP	59	Analog	Bypass capacitor		
VREFN	60, 61	Analog	Negative reference voltage		
VMID	62	Analog	Midpoint voltage		
VREFP	63, 64	Analog	Positive reference voltage		

TIMING SPECIFICATIONS




Figure 1. Data Retrieval Timing




Figure 2. DOUT Inactive/Active Timing




Figure 3. Reset Timing


Timing Specifications⁽¹⁾

	DESCRIPTION	MIN	TYP	MAX	UNIT
t ₁	CLK period (1/f _{CLK})	16.667			ns
1/t ₁	f _{CLK}	1		60	MHz
t ₂	CLK pulse width, high or low	45%		55%	ns
t ₃	CLK to DRDY high (propagation delay)		12		ns
t ₄	DRDY pulse width, high or low		3 t ₁		ns
t ₅	Previous data valid (hold time)	0			ns
t ₆	New data valid (setup time)			5	ns
t ₇	RD and/or CS inactive (high) to DOUT high impedance		15		ns
t ₈	RD and/or CS active (low) to DOUT active		15		ns
t ₉	Delay from SYNC active (low) to all-zero DOUT[15:0]		12		ns
t ₁₀	Delay from SYNC inactive (high) to non-zero DOUT[15:0]			21	DRDY
t ₁₁	Delay from <u>SYNC</u> inactive (high)to valid DOUT[15:0] (time – 55 <u>DRDY</u> cycles; required for digital filter to settle).		55		DRDY

(1) Output load = $10pF|| 500k\Omega$.



TYPICAL CHARACTERISTICS



10

10

10


11

Ü

TEXAS INSTRUMENTS www.ti.com


SBAS344C-AUGUST 2005-REVISED OCTOBER 2006

TYPICAL CHARACTERISTICS (continued)






TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)





OVERVIEW

The ADS1610 is a high-performance, delta-sigma ADC. The modulator uses an inherently stable, pipelined, delta-sigma modulator architecture incorporating proprietary circuitry that allows for very linear high-speed operation. The modulator samples the input signal at 60MSPS (when $f_{CLK} = 60MHz$). A low-ripple linear phase digital filter decimates the modulator output by 6 to provide data output word rates of 10MSPS with a signal passband out to 4.9MHz.

Conceptually, the modulator and digital filter measure the differential input signal, $V_{ID} = (AINP - AINN)$, against the differential reference, $V_{ref} = (VREFP - VREFN)$, as shown in Figure 11. A 16-bit parallel data bus, designed for direct connection to DSPs, outputs the data. A separate power supply for the I/O allows flexibility for interfacing to different logic families. Out-of-range conditions are indicated with a dedicated digital output pin. Analog power dissipation is controlled using an external resistor. This allows reduced dissipation when operating at slower speeds. When not in use, power consumption can be dramatically reduced using the PD pin.

ANALOG INPUTS (AINP, AINN)

The ADS1610 supports a very wide range of input signals. Having such a wide input range makes out-of-range signals unlikely. However, should an out-of-range signal occur, the digital output OTR will go high.

To achieve the highest analog performance, it is recommended that the inputs be limited to no greater than 0.891VREF (-1dBFS). For VREF = 3V, the corresponding recommended input range is 2.67V.

The analog inputs must be driven with a differential signal to achieve optimum performance. The recommended common-mode voltage of the input

signal,
$$V_{CM} = \frac{AINP + AINN}{2}$$
 is 2.5V.

In addition to the differential and common-mode input voltages, the absolute input voltage is also important. This is the voltage on either input (AINP or AINN) with respect to AGND. The range for this voltage is:

$$-0.1 V < (AINN or AINP) < 4.2 V$$
 (1)

If either input is taken below –0.1V, ESD protection diodes on the inputs will turn on. Exceeding 4.2V on either input will result in linearity performance degradation. ESD protection diodes will also turn on if the inputs are taken above AVDD (+5V).




Figure 24. Conceptual Block Diagram

INPUT CIRCUITRY

The ADS1610 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged internally with this cycle repeating at the frequency of CLK. Figure 25 shows a conceptual diagram of these

circuits. Switches S_2 represent the net effect of the modulator circuitry in discharging the sampling capacitors, the actual implementation is different. The timing for switches S_1 and S_2 is shown in Figure 26.




Figure 25. Conceptual Diagram of Internal Circuitry Connected to the Analog Inputs




Figure 26. Timing for the Switches in Figure 25

DRIVING THE INPUTS

The external circuits driving the ADS1610 inputs must be able to handle the load presented by the switching capacitors within the ADS1610. The input switches S₁ in Figure 25 are closed approximately one half of the sampling period, t_{SAMPLE} , allowing only ~8 ns for the internal capacitors to be charged by the inputs, when $f_{CLK} = 60MHz$.


Figure 27 and Figure 28 show the recommended circuits when using single-ended or differential op amps, respectively. The analog inputs must be driven differentially to achieve optimum performance. If only a single-ended input signal is available, the configuration in Figure 27 can be used by shorting $-V_{\rm IN}$ to ground.

This configuration would implement the single-ended to differential conversion.


The external capacitors, between the inputs and from each input to AGND, improve linearity and should be placed as close to the pins as possible. Place the drivers close to the inputs and use good capacitor bypass techniques on their supplies; usually a smaller high-quality ceramic capacitor in parallel with a larger capacitor. Keep the resistances used in the

SBAS344C-AUGUST 2005-REVISED OCTOBER 2006

driver circuits low-thermal noise in the driver circuits degrades the overall noise performance. When the signal can be AC-coupled to the ADS1610 inputs, a simple RC filter can set the input common mode voltage. The ADS1610 is a high-speed, highperformance ADC. Special care must be taken when selecting the test equipment and setup used with this device. Pay particular attention to the signal sources to ensure they do not limit performance when measuring the ADS1610.











REFERENCE INPUTS (VREFN, VREFP, VMID)

The ADS1610 operates from an external voltage reference. The reference voltage (V_{ref}) is set by the differential voltage between VREFN and VREFP: V_{ref} = (VREFP – VREFN). VREFP and VREFN each use two pins, which should be shorted together. VMID, approximately 2.5V, is used by the modulator. VCAP connects to an internal node and must also be bypassed with an external capacitor.

The voltages applied to these pins must be within the values specified in the Electrical Characteristics table. Typically VREFP = 4V, VMID = 2.5V, and VREFN = 1V. The external circuitry must be capable of providing both a DC and a transient current. Figure 29 shows a simplified diagram of the internal circuitry of the reference. As with the input circuitry, switches S₁ and S₂ open and close as shown in Figure 26.




Figure 29. Conceptual Circuitry for the Reference Inputs

Figure 30 shows the recommended circuitry for driving these reference inputs. Keep the resistances used in the buffer circuits low to prevent excessive thermal noise from degrading performance. Layout of these circuits is critical, make sure to follow good high-speed layout practices. Place the buffers and especially the bypass capacitors as close to the pins as possible.




Figure 30. Recommended Reference Buffer Circuit

CLOCK INPUT (CLK)

The ADS1610 uses an external clock signal to be applied to the CLK input pin. The sampling of the modulator is controlled by this clock signal. As with any high-speed data converter, a high quality clock is essential for optimum performance. Crystal clock oscillators are the recommended CLK source; other sources, such as frequency synthesizers may not be adequate. Make sure to avoid excess ringing on the CLK input; keeping the trace as short as possible will help.

Measuring high-frequency, large-amplitude signals requires tight control of clock jitter. The uncertainty during sampling of the input from clock jitter limits the maximum achievable SNR. This effect becomes more pronounced with higher frequency and larger magnitude inputs. The ADS1610 oversampling topology reduces clock jitter sensitivity over that of Nyquist rate converters like pipeline and successive approximation converters by a factor of $\sqrt{6}$.

In order to not limit the ADS1610 SNR performance, keep the jitter on the clock source below the values shown in Table 1. When measuring lower frequency and lower amplitude inputs, more CLK jitter can be tolerated. In determining the allowable clock source jitter, select the worst-case input (highest frequency, largest amplitude) that will be seen in the application.

DATA FORMAT

The 16-bit output data is in binary two's complement format, as shown in Table 2. When the input is positive out-of-range, exceeding the positive full-scale value of V_{REF} , the output clips to all 7FFF_H and the OTR output goes high.

Table 1. Maximum Allowable Clock Source Jitter for Different Input Signal Frequencies and Amplitude

INPUT	INPUT SIGNAL			
MAXIMUM FREQUENCY	MAXIMUM AMPLITUDE	ALLOWABLE CLOCK SOURCE JITTER		
4MHz	–1dB	1.6ps		
4MHz	–20dB	14ps		
2MHz	–1dB	3.3ps		
2MHz	–20dB	29ps		
1MHz	–1dB	6.5ps		
1MHz	–20dB	58ps		
100kHz	–1dB	65ps		
100kHz	–20dB	581ps		

Table 2. Output Code Versus Input Signal

INPUT SIGNAL (INP – INN)					
\ge +V _{ref} (> 0dB)	\geq +V _{ref} (> 0dB) 7FFF _H				
V _{ref} (0dB)	7FFF _H	0			
+ V _{REF} 2 ¹⁵ - 1	0001 _H	0			
0	0000 _H	0			
$\frac{-V_{REF}}{2^{15}-1}$	FFFF _H	0			
$-V_{REF}\left(\frac{2^{15}}{2^{15}-1}\right)$	8000 _H	0			
$\leq -V_{REF}\!\left(\!\frac{2^{15}}{2^{15}-1}\!\right)$	1				
⁽¹⁾ Excludes effects of noise, INL, offset and gain errors.					

Likewise, when the input is negative out-of-range by going below the negative full-scale value of V_{ref} , the output clips to 8000_{H} and the OTR output goes high. The OTR remains high while the input signal is out-of-range.

SBAS344C-AUGUST 2005-REVISED OCTOBER 2006

OUT-OF-RANGE INDICATION (OTR)

If the output code on DOUT[15:0] exceeds the positive or negative full-scale, the out-of-range digital output (OTR) will go high on the falling edge of DRDY. When the output code returns within the full-scale range, OTR returns low on the falling edge of \overline{DRDY} .

DATA RETRIEVAL

Data retrieval is controlled through a simple parallel interface. The falling edge of the DRDY output indicates new data is available. To activate the output bus, both CS and RD must be low, as shown in Table 3. Make sure the DOUT bus does not drive heavy loads (> 20pF), as this will degrade performance. Use an external buffer when driving an edge connector or cables.

Table 3. Truth Table for CS and RI	Table 3.	Truth	Table	for	CS	and	RD
------------------------------------	----------	-------	-------	-----	----	-----	----

CS	RD	DOUT [15:0]
0	0	Active
0	1	High impedance
1	0	High impedance
1	1	High impedance

SYNCHRONISING MULTIPLE ADS1610s

The ADS1610 is asynchronously reset when the SYNC pin is taken low. During reset, all of the digital circuits are cleared, DOUT[15:0] are forced low, and DRDY forced high. It is recommended that the SYNC pin be released on the falling edge of CLK. Afterwards, DRDY goes low on the second rising edge of CLK. Allow 55 DRDY cycles for the digital filter to settle before retrieving data. See Figure 3 for the timing specifications.

Reset can be used to synchronize multiple ADS1610s. All devices to be synchronized must use a common CLK input. With the CLK inputs running, pulse \overline{SYNC} on the falling edge of CLK, as shown in Figure 31. Afterwards, the converters will be converting synchronously with the DRDY outputs updating simultaneously. After synchronization, allow 55 DRDY cycles (t₁₁) for output data to fully settle.






Figure 31. Synchronizing Multiple Converters

SETTLING TIME

The settling time is an important consideration when measuring signals with large steps or when using a multiplexer in front of the analog inputs. The ADS1610 digital filter requires time for an instantaneous change in signal level to propagate to the output.

Be sure to allow the filter time to settle after applying a large step in the input signal, switching the channel on a multiplexer placed in front of the inputs, resetting the ADS1610, or exiting the power-down mode. Figure 32 shows the settling error as a function of time for a full-scale signal step applied at t = 0, with MODE = 00 (See Table 4). This figure uses DRDY cycles for the ADS1610 for the time scale (X-axis). After 55 DRDY cycles, the settling error drops below 0.001%. For f_{CLK} = 60MHz, this corresponds to a settling time of 5.5µs.




Figure 32. Settling Time

IMPULSE RESPONSE

Figure 33 plots the normalized response for an input applied at t = 0, with MODE = 00. The X-axis units of time are DRDY cycles for the ADS1610. As shown in Figure 33, the peak of the impulse takes 30 DRDY cycles to propagate to the output. For $f_{CLK} = 60$ MHz, a DRDY cycle is 0.1µs in duration and the propagation time (or group delay) is 30 × 0.1µs = 3.0 µs.




Figure 33. Impulse Response

FREQUENCY RESPONSE

The linear phase FIR digital filter sets the overall frequency response. The decimation rate is set to 6 (MODE = 00) for all the figures shown in this section. Figure 34 shows the frequency response from DC to 30 MHz for f_{CLK} = 60 MHz. The frequency response of the ADS1610 filter scales directly with CLK frequency. For example, if the CLK frequency is decreased by half (to 30 MHz), the values on the X-axis in Figure 34 would need to be scaled by half, with the span becoming DC to 15MHz.




Figure 34. Frequency Response

Figure 35 shows the passband ripple from DC to 4.4MHz ($f_{CLK} = 60$ MHz). Figure 36 shows a closer view of the passband transition by plotting the response from 4.0MHz to 5.0MHz ($f_{CLK} = 60$ MHz).




Figure 35. Passband Ripple

SBAS344C-AUGUST 2005-REVISED OCTOBER 2006




Figure 36. Passband Transition

The overall frequency response repeats at multiples of the CLK frequency. To help illustrate this, Figure 37 shows the response out to 180 MHz (f_{CLK} = 60MHz). Notice how the passband response repeats at 60MHz, 120MHz, and 180MHz; it is important to consider this sequence when there is high-frequency noise present with the signal. The modulator bandwidth extends to 100MHz. High-frequency noise around 60MHz and 120MHz will not be attenuated by either the modulator or the digital filter. This noise will alias back inband and reduce the overall SNR performance unless it is filtered out prior to the ADS1610. To prevent this, place an anti-alias filter in front of the ADS1610 that rolls off before 55MHz.




Figure 37. Frequency Response Out to 120MHz

NOISE FLOOR

The ADS1610 is a delta sigma ADC and it uses noise shaping to achieve superior SNR performance. The noise floor of a typical successive approximation (SAR) or a pipeline ADC remains flat until the nyquist frequency occurs. A gain of 3dB in SNR can be achieved by averaging two samples, thereby having a tradeoff between output data rate and achievable SNR. In contrast, the noise floor of the ADS1610 inside the bandwidth of interest is shaped. Hence, the gain in SNR that can be achieved by averaging



two samples is more than 3dB. Figure 38 below shows the typical in-band noise spectral density of the ADS1610. The numbers in the bottom of the figure represent the noise distribution with respect to a full-scale signal in different bandwidths of interest. The shaded area represents the signal bandwidth in the default mode of operation (10MHz output data rate).




Figure 38. Typical Filter Bypass Mode Noise Spectral Density

By using appropriate filtering the user can achieve a tradeoff between speed and SNR. For ease of use, the ADS1610 provides four filtering modes as explained in the next section. Figure 39 shows a conceptual diagram of the available filtering modes. Custom filtering is achieved by taking the modulator output data and adding a filter externally.




Figure 39. Conceptual Diagram of the ADS1610 Filtering Modes

MODE SELECTION

ADS1610 offers four different modes of operation each with different output data rates. This gives users the flexibility to choose the best output rate for their application. The outputs of all modes are MSB-aligned.

	Table 4.1 our modes of Operation									
Mode 1	Mode 0	OUTPUT RATE	OSR	SNR (TYP)	BITS	SETTLING TIME (DRDY cycles)				
0	0	Default 10MHz mode	6	86dBFS	16	55				
0	1	20MHz	3	74dBFS	14	25				
1	0	5MHz	12	91dBFS	16	55				
1	1	60MHz bypass mode	1	55dBFS	12	NA				

Table 4. Four Modes of Operation⁽¹⁾

(1) There is a pull-down resistor of 170kΩ on both mode pins; however, it is recommended that this pin be reduced to either high or low.

20MHz MODE

In this mode, the oversampling ratio is three. Decreasing the OSR from 6 to 3 doubles the data rate, at the same time the performance is reduced from 16 bits to 14 bits. Note that all 16 bits of DOUT remain active in this mode. For $f_{clk} = 60$ MHz, the data rate is 20MSPS. In addition, the group delay becomes 1 μ s or 13 DRDY cycles. In this mode the noise increases. Typical SNR performance degrades by 14dB. THD remains approximately the same.

5MHz MODE

In this mode the OSR is 12 for f_{clk} = 60MHz and the data rate in 5MSPS. Typical SNR performance increases by 4dB. THD remains approximately the same.

60MHz MODE

In this mode, decimation filters are bypassed. This data output can be filtered externally by the user. For f_{clk} = 60MHz, the data rate is 60MSPS.

ANALOG POWER DISSIPATION

An external resistor connected between the RBIAS pin and the analog ground sets the analog current level, as shown in Figure 40. The current is inversely proportional to the resistor value. Table 5 shows the recommended values of RBIAS for different CLK frequencies. Notice that the analog current can be reduced when using a slower frequency CLK input because the modulator has more time to settle. Avoid adding any capacitance in parallel to RBIAS, since this will interfere with the internal circuitry used to set the biasing.




Figure 40. External Resistor Used to Set Analog Power Dissipation

for Billerent OER Frequencies							
f _{CLK}	DATA RATE	RBIAS	TYPICAL POWER DISSIPATION				
42MHz	7MHz	45kΩ	550mW				
48MHz	8MHz	37kΩ	640mW				
54MHz	9MHz	31kΩ	720mW				
60MHz	10MHz	19kΩ	960mW				

Table 5. Recommended RBIAS Resistor Values for Different CLK Frequencies

SBAS344C-AUGUST 2005-REVISED OCTOBER 2006

POWER-DOWN (PD)

When not in use, the ADS1610 can be powered down by taking the \overline{PD} pin low. There is an internal pull-up resistor of $170k\Omega$ on the \overline{PD} pin, but it is recommended that this pin be connected to DVDD if not used. Once the \overline{PD} pin is pulled high, allow at least t₁₁ (see Timing Specification Table) DRDY cycles for the modulator and the digital filter to settle before retrieving data.

POWER SUPPLIES

Two supplies are used on the ADS1610: analog (AVDD), and digital (DVDD). Each supply (other than DVDD pins 49 and 50) must be suitably bypassed to achieve the best performance. It is recommended that a 1μ F and 0.1μ F ceramic capacitor be placed as close to each supply pin as possible. Connect each supply-pin bypass capacitor to the associated ground, as shown in Figure 41. Each main supply bus should also be bypassed with a bank of capacitors from 47μ F to 0.1μ F, as shown in Figure 41.

For optimum performance, insert a 10Ω resistor in series with the AVDD2 supply (pin 58); the modulator clocking circuitry. This resistor decouples switching.






Figure 41. Recommended Power-Supply Bypassing

LAYOUT ISSUES

The ADS1610 is a very high-speed, high-resolution data converter. In order to achieve the maximum performance, careful attention must be given to the printed circuit board (PCB) layout. Use good high-speed techniques for all circuitry. Critical capacitors should be placed close to pins as possible. These include capacitors directly connected to the analog and reference inputs and the power supplies. Make sure to also properly bypass all circuitry driving the inputs and references.

Two approaches can be used for the ground planes: either a single common plane; or two separate

planes, one for the analog grounds and one for the digital grounds. When using only one common plane, isolate the flow of current on AGND2 (pin 57) from pin 1; use breaks on the ground plane to accomplish this. AGND2 carries the switching current from the analog clocking for the modulator and can corrupt the quiet analog ground on pin 1. When using two planes, it is recommended that they be tied together right at the PCB. Do not try to connect the ground planes together after running separately through edge connectors or cables as this reduces performance and increases the likelihood of latch-up.

In general, keep the resistances used in the driving circuits for the inputs and reference low to prevent excess thermal noise from degrading overall performance. Avoid having the ADS1610 digital outputs drive heavy loads. Buffers on the outputs are recommended unless the ADS1610 is connected directly to a DSP or controller situated nearby. Additionally, make sure the digital inputs are driven with clean signals as ringing on the inputs can introduce noise.

INTERFACING THE ADS1610 TO THE TMS320C6000

Figure 42 illustrates how to directly connect the ADS1610 to the TMS320C6000 DSP. The processor controls reading using output ARE. The ADS1610 is selected using the DSP control output, CE2. The ADS1610 16-bit data output bus is directly connected to the TMS320C6000 data bus. The data ready output (DRDY) from the ADS1610 drives interrupt EXT_INT7 on the TMS320C6000.




Figure 42. ADS1610 – TMS320C6000 Interface Connection

INTERFACING THE ADS1610 TO THE TMS320C5400

Figure 43 illustrates how to connect the ADS1610 to the TMS320C5400 DSP. The processor controls the reading using the outputs R/W and \overline{IS} . The I/O space-select signal (\overline{IS}) is optional and is used to prevent the ADS1610 RD input from being strobed when the DSP is accessing other external memory

The ADS1610 uses TI PowerPAD[™] technology. The PowerPAD is physically connected to the substrate of the silicon inside the package and must be soldered to the analog ground plane on the PCB using the exposed metal pad underneath the package for proper heat dissipation. See application report SLMA002, located at www.ti.com, for more details on the PowerPAD package.

APPLICATION INFORMATION

spaces (address or data). This can help reduce the possibility of digital noise coupling into the ADS1610. When not using this signal, replace NAND gate U1 with an inverter between R/W and RD. Two signals, IOSTRB and A15, combine using NAND gate U2 to select the ADS1610. If there are no additional devices connected to the TMS320C5400 I/O space, U2 can be eliminated. Simply connect IOSTRB directly to CS. The ADS1610 16-bit data output bus is directly connected to the TMS320C5400 data bus. The data ready output (DRDY) from the ADS1610 drives interrupt INT3 on the TMS320C5400.




Figure 43. ADS1610 – TMS320C5400 Interface Connection

Code Composer Studio, available from TI, provides support for interfacing TI DSPs through a collection of data converter plug-ins. Check the TI website, located at www.ti.com/sc/dcplug-in, for the latest information on ADS1610 support.



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS1610IPAPR	NRND	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1610I	
ADS1610IPAPT	NRND	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS1610I	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PowerPAD[™] PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PAP (S-PQFP-G64)


PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION


This PowerPAD^m package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







NOTES:

PowerPAD is a trademark of Texas Instruments

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS INSTRUMENTS www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated