

Sample &

Buy





SLUSAS0C - DECEMBER 2011-REVISED JULY 2015

bg2946xx Single-Cell Protector for Li-Ion Batteries

Technical

Documents


1 Features

- Single-Cell Overvoltage Monitor for Secondary Protection
- Fixed Programmable Delay Timer
- Fixed Overvoltage Protection (OVP) Threshold Available Range of 3.85 V to 4.6 V
- Fixed OVP Delay Option: 4 s or 6.5 s
- High-Accuracy OVP: ± 10 mV
- Low Power Consumption $I_{CC} \approx 1 \ \mu A$. $(V_{CELL(ALL)} < V_{PROTECT})$
- Low Leakage Current per Cell Input < 100 nA
 - Small Package Footprint
 - 6-Pin SON

2 Applications

- Second-Level Protection in Li-Ion Battery Packs in:
 - Tablets
 - Slates
 - Portable Equipment and Instrumentation

Simplified Schematic



3 Description

Tools &

Software

The bg2946xx family of products is a secondary-level overvoltage monitor and protector for Li-lon battery pack systems. The cell is monitored for overvoltage condition and triggers an internal counter once the OVP threshold is exceeded; after a fixed set delay, the out is transitioned to a high level. The output is reset (goes low) if the cell voltage drops below the set threshold minus the hysteresis.

Support &

Community

20

Device	Inform	ation ⁽¹⁾
--------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
bq294602						
bq294604	SON (6)	2.00 mm × 2.00 mm				
bq294682						

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Page

Page

Page

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Options 3
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 5
	7.6	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview 7
	8.2	Functional Block Diagram 7
	8.3	Feature Description7

	8.4	Device Functional Modes	<mark>8</mark>
9	App	lication and Implementation	10
	9.1	Application Information	10
	9.2	Typical Application	10
	9.3	System Example	11
10	Pow	er Supply Recommendations	12
11	Lay	out	12
	11.1	Layout Guidelines	12
	11.2	Layout Example	12
12	Dev	ice and Documentation Support	13
	12.1	Related Links	13
	12.2	Community Resources	13
	12.3	Trademarks	13
	12.4	Electrostatic Discharge Caution	13
	12.5	Glossary	13
13		hanical, Packaging, and Orderable mation	13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2012) to Revision C

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Added Overvoltage to description	1
•	Changed bullets to consolidate feature item	1
•	Added Fixed OVP Delay Option to Features	1
•	Changed wording of description	1
•	Added the bq294682 device into production	3

Changes from Revision A (February 2012) to Revision B

•	Added a second I _{CC} Test Condition	5

Changes from Original (December 2011) to Revision A

•	Added the bq294604 device into production	3



www.ti.com




5 Device Options

T _A	PART NUMBER	OVP (V)	DELAY TIME (s)
	bq294602	4.35	4
	bq294604	4.35	6.5
10°C to 110°C	bq294622 ⁽¹⁾	4.45	4
–40°C to 110°C	bq294624 ⁽¹⁾	4.45	6.5
	bq294682	4.225	4
	bq294684 ⁽¹⁾	4.225	6.5

(1) Product Preview only.

6 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
NC	1	—	No connection	
OUT	6	OA	Output drive for external N-channel FET.	
PWRPAD	Thermal Pad	_	SS pin to be connected to the PWRPAD on the printed-circuit-board (PCB) for proper peration.	
V1	2	IA	Sense input for positive voltage of the cell.	
VSS	3	Р	Electrically connected to IC ground and negative terminal of the cell.	
VSS	4	Р	Electrically connected to IC ground and negative terminal of the cell.	
VDD	5	Р	Power supply	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	VDD-VSS	-0.3	30	V
Input voltage	V1–VSS	-0.3	8	V
Output voltage	OUT-VSS	-0.3	30	V
Continuous total power dissipation	ı, P _{TOT}	See Thermal Information		
Functional temperature		-65	110	°C
Lead temperature (soldering, 10 s), T _{SOLDER}		300	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD) Electrostatic discharge		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage, V _{DD} ⁽¹⁾	3	8	V
Input voltage V1–VSS	0	5	V
Operating ambient temperature, T _A	-40	110	°C

(1) See Typical Application.

7.4 Thermal Information

		bq2946xx	
	THERMAL METRIC ⁽¹⁾	DRV (SON)	UNIT
		6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	186.4	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	90.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	110.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	96.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	90	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

Typical values stated where $T_A = 25^{\circ}C$ and VDD = 4 V, MIN/MAX values stated where $T_A = -40^{\circ}C$ to 110°C and $V_{DD} = 4$ V (unless otherwise noted)


TEST NO	. 1	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAG	E PROTECTIO	N THRESHOLD VCx	· ·			P	
1.0			bq294602, fixed delay 4 s, $V1 > V_{OV}$		4.35		
1.1			bq294604, fixed delay 6.5 s, V1 > V_{OV}		4.35		
1.2		V _(PROTECT) –	bq294622, fixed delay 4 s, V1 > V _{OV} ⁽¹⁾		4.45		.,
1.3	V _{OV}	Overvoltage Detection	bq294624, fixed delay 6.5 s, V1 > V_{OV} ⁽¹⁾		4.45		V
1.4			bq294682, fixed delay 4 s, V1 > V_{OV}		4.225		
1.5			bq294684, fixed delay 6.5 s, V1 > V_{OV} ⁽¹⁾		4.225		
1.6	V _{HYS}	Overvoltage Detection Hysteresis		250	300	400	V
1.7	V _{OA}	OV Detection Accuracy	T _A = 25°C	-10		10	mV
1.8	V _{OA –DRIFT}	OV Detection Accuracy due to Temperature	$ \begin{array}{l} T_{A} = -40^{\circ}C \\ T_{A} = 0^{\circ}C \\ T_{A} = 60^{\circ}C \\ T_{A} = 110^{\circ}C \end{array} \end{array} $	-40 -20 -24 -54		44 20 24 54	mV
SUPPLY	AND LEAKAG	E CURRENT	•				
1.9	Icc	Supply Current	(V1–VSS) = 4.0 V (see Figure 7 for reference)	1 2		2	μA
00	00		$(V1-VSS) = 2.8 V$ with $T_A = -40^{\circ}C$ to $60^{\circ}C$			1.25	r
1.10	I _{IN}	Input Current at V1 Pins	Measured at V1 = 4.0 V (V1–VSS) = 4.0 V $T_A = 0^{\circ}C$ to $60^{\circ}C$ (see Figure 7 for reference)	-0.1		0.1	μA
OUTPUT	DRIVE OUT		· ·				
1.11			$(V1-VSS) > V_{OV}$				
1.12	V _{OUT}	Output Drive Voltage	$V_{DD} = V1$, $I_{OH} = 100 \ \mu A$, $T_A = -40^{\circ}C$ to 110°C	3	V _{DD} – 0.3		V
1.13			(V1–VSS) < V _{OV} , I_{OL} = 100 µA, T_A = 25°C T_A = –40°C to 110°C		250	400	mV
1.14	I _{OUT(Short)}	OUT Short Circuit Current	$OUT = 0 V$, (V1–VSS) > V_{OV}		1.5	3	mA
1.15	t _R	Output Rise Time	CL = 1 nF, $V_{OH(OUT)}$ = 0 V to 5 V ⁽²⁾		5		μs
1.16	ZO	Output Impedance			2	5	kΩ
	ELAY TIMER						
1.17	t _{DELAY}	Fault Detection Delay	Fixed Delay, bq2946x2	3.2	4	4.8	S
1.18	t _{DELAY_CTM}	Fault Detection Delay	Fixed Delay, bq2946x4 Fixed Delay (Internal settings)	5.2	6.5 15	7.8	ms

(1) Product Preview only.

(2) Specified by design. Not 100% tested in production.



7.6 Typical Characteristics



6




8 Detailed Description

8.1 Overview

The bq2946xx is a second-level overvoltage (OV) protector for a single cell. The cell voltage is compared to a protection voltage threshold, V_{OV} . The protection threshold is preprogrammed at the factory with a range from 3.85 V to 4.65 V. When the OVP is triggered, the OUT pin goes high to activate an external N-channel FET, which conducts a low-impedance path to blow a fuse.

8.2 Functional Block Diagram



8.3 Feature Description

The method of overvoltage detection is comparing the cell voltage to an OVP threshold voltage V_{OV} . Once the cell voltage exceeds the programmed fixed value V_{OV} , the delay timer circuit is activated. This delay (t_{DELAY}) is fixed for 4 seconds for the bq294602 device. When these conditions are satisfied, the OUT terminal is transitioned to a high level. This output (OUT) is released to a low condition if the cell input (V1) is below the OVP threshold minus the V_{HYS} .




Figure 5. Timing for Overvoltage Sensing

8.3.1 Sense Positive Input for V1

This is an input to sense single battery cell voltage. A series resistor and a capacitor across the cell is required for noise filtering and stable voltage monitoring.

bq294602, bq294604, bq294682 SLUSASOC – DECEMBER 2011 – REVISED JULY 2015



Feature Description (continued)

8.3.2 Output Drive, OUT

The gate of an external N-channel MOSFET is connected to this terminal. This output transitions to a high level when an overvoltage condition is detected and after the programmed delay timer. The OUT will reset to a low level if the cell voltage falls below the V_{OV} threshold before the fixed delay timer expires.

8.3.3 Supply Input, VDD

This terminal is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

8.3.4 Thermal Pad, PWRPAD

For correct operation, the power pad (PWRPAD) is connected to the V_{SS} terminal on the PCB.

8.4 Device Functional Modes

8.4.1 NORMAL Mode

When the cell voltage is below the overvoltage threshold, V_{OV} , the device operates in NORMAL mode. The OUT pin is inactive and is low.

8.4.2 OVERVOLTAGE Mode

OVERVOLTAGE mode is detected if the cell voltage exceeds the overvoltage threshold, V_{OV} , for configured OV delay time. The OUT pin is activated, internally pulled high, after a delay time, tDELAY. An external FET then turns on, shorting the fuse to ground, which allows the battery and/or charger power to blow the fuse. When the cell voltages fall below (VOV – VHYS), the device returns to NORMAL mode.

8.4.3 Customer Test Mode

Customer Test Mode (CTM) helps to reduce test time for checking the overvoltage delay timer parameter once the circuit is implemented in the battery pack. To enter CTM, VDD should be set to at least 10 V higher than V1 (see Figure 6). The delay timer is greater than 10 ms, but considerably shorter than the timer delay in normal operation. To exit CTM, remove the VDD to V1 voltage differential of 10 V so that the decrease in this value automatically causes an exit.

CAUTION

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into CTM. Also avoid exceeding Absolute Maximum Voltage for the cell voltage (V1–VSS). Stressing the pins beyond the rated limits may cause permanent damage to the device.

Figure 6 shows the timing for the CTM.

8



bq294602, bq294604, bq294682 SLUSASOC – DECEMBER 2011 – REVISED JULY 2015

Device Functional Modes (continued)




Figure 6. Timing for Customer Test Mode

Figure 7 shows the measurement for current consumption for the product for both VDD and Vx.




Figure 7. Configuration for IC Current Consumption Test



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq2946xx devices are a family of second-level protectors used for overvoltage protection of the single-cell battery pack in the application. The OUT pin drives a NMOS FET that connects the fuse to ground in the event of a fault condition. This provides a shorted path to use the battery and/or charger power to blow the fuse and cut the power path.

9.1.1 Application Configuration

Changes to the ranges stated in Table 1 may impact the accuracy of the cell measurements. Figure 8 shows each external component.

NOTE

Connect VSS (pins 3 and 4) externally to the CELL- terminal.

9.2 Typical Application




Figure 8. Application Configuration Schematic

NOTE

Connect VSS (pins 3 and 4) externally to the CELL- terminal.

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Parameters	5
EXTERNAL COMPONENT	MIN


PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	RIN	900	1000	1100	Ω
Voltage monitor filter capacitance	CIN	0.01	0.1		μF
Supply voltage filter resistance	RVD	100		1K	Ω
Supply voltage filter capacitance	CVD		0.1		μF



9.2.2 Detailed Design Procedure

- 1. Determine the overvoltage protection and delay. Select a device with the corresponding thresholds.
- 2. Follow the application schematic (see Figure 8) to connect the device.
- 3. Ensure both Vss pins are connected to the CELL- terminal on the PCB layout.

9.2.3 Application Curves



9.3 System Example




Figure 11. 1-Cell Configuration With Fixed Delay



10 Power Supply Recommendations

The maximum power of this device is 8 V on VDD.

11 Layout

11.1 Layout Guidelines

- 1. Ensure the RC filters for the V1 and VDD pins are placed as close as possible to the target terminal, reducing the tracing loop area.
- 2. The VSS pin should be routed to the CELL- terminal.
- 3. Ensure the trace connecting the fuse to the gate, source of the NFET to the Pack is sufficient to withstand the current during a fuse blown event.

11.2 Layout Example




Figure 12. Layout Schematic



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq294602	Click here	Click here	Click here	Click here	Click here
bq294604	Click here	Click here	Click here	Click here	Click here
bq294682	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ294602DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4602	Samples
BQ294602DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4602	Samples
BQ294604DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4604	Samples
BQ294604DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4604	Samples
BQ294682DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4682	Samples
BQ294682DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4682	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

2-Jun-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ294602DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294602DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294604DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294682DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294682DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

9-Nov-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ294602DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294602DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294602DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294602DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294604DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294604DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294604DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294604DRVT	WSON	DRV	6	250	210.0	185.0	35.0
BQ294682DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
BQ294682DRVT	WSON	DRV	6	250	210.0	185.0	35.0

MECHANICAL DATA



- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. **PIN 1 INDICATOR** C 0,30 3 1 Exposed Thermal Pad $1,00\pm0,10$ 6 4 -1,60±0,10 Bottom View Exposed Thermal Pad Dimensions 4206926/Q 04/15 NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated