DAC7744

For most current data sheet and other product information, visit www.burr-brown.com

## 16-Bit, Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER

## FEATURES

- LOW POWER: 200mW
- UNIPOLAR OR BIPOLAR OPERATION
- SINGLE-SUPPLY OUTPUT RANGE: +10V
- DUAL SUPPLY OUTPUT RANGE: $\pm 10 \mathrm{~V}$
- SETTLING TIME: 10 s to $0.003 \%$
- 16-BIT MONOTONICITY: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- PROGRAMMABLE RESET TO MID-SCALE OR ZERO-SCALE
- data readback
- DOUBLE-BUFFERED DATA INPUTS


## APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS


## DESCRIPTION

The DAC7744 is a 16-bit, quad voltage output digital-to-analog converter with guaranteed 16-bit monotonic performance over the specified temperature range. It accepts 16-bit parallel input data, has double-buffered DAC input logic (allowing simultaneous update of all DACs), and provides a readback mode of the internal input registers. Programmable asynchronous reset clears all registers to a mid-scale code of $8000_{\mathrm{H}}$ or to a zero-scale of $0000_{\mathrm{H}}$. The DAC7744 operates from either a single +15 V supply or from a $+15 \mathrm{~V},-15 \mathrm{~V}$, and +5 V supply.
Low power and small size per DAC make the DAC7744 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7744 is available in a 48lead SSOP package, and offers guaranteed specifications over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111•Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS (Dual Supply)

At $T_{A}=T_{\text {MIN }}$ to $T_{M A X}, V_{C C}=+15 \mathrm{~V}, \mathrm{~V}_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\text {REF }} \mathrm{L}=-10 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS | DAC7744E |  |  | DAC7744EB |  |  | DAC7744EC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ACCURACY <br> Linearity Error $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ Linearity Match Differential Linearity Error $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Monotonicity, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Bipolar Zero Error Bipolar Zero Error, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ Full-Scale Error Full-Scale Error, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ Bipolar Zero Matching <br> Full-Scale Matching <br> Power Supply Rejection Ratio (PSRR) | $\begin{aligned} \mathrm{T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \end{aligned}$ <br> Channel-to-Channel Matching Channel-to-Channel Matching At Full Scale | 14 | $\begin{gathered} \pm 4 \\ \pm 0.01 \end{gathered}$ | $\pm 3$ $\pm 4$ $\pm 3$ $\pm 3$ $\pm 0.025$ $\pm 0.05$ $\pm 0.025$ $\pm 0.05$ $\pm 0.024$ $\pm 0.024$ 25 | 15 | * | * <br> * <br> $\pm 2$ <br> $\pm 2$ <br> * <br> * <br> * <br> * <br> * <br> * <br> * | 16 | $\pm 2$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \end{aligned}$ <br> $\pm 1$ <br> $\pm 1$ <br> * <br> * <br> * <br> * <br> * <br> * <br> * | LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> Bits <br> $\%$ of FSR <br> $\%$ of FSR <br> \% of FSR <br> $\%$ of FSR <br> \% of FSR <br> \% of FSR <br> ppm/V |
| ANALOG OUTPUT <br> Voltage Output <br> Output Current <br> Maximum Load Capacitance <br> Short-Circuit Current <br> Short-Circuit Duration | To $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\mathrm{DD}}$ or GND | $\begin{gathered} \mathrm{V}_{\mathrm{REF}} \mathrm{~L} \\ \pm 5 \end{gathered}$ | $\begin{aligned} & 500 \\ & \pm 20 \end{aligned}$ <br> Indefinite | $\mathrm{V}_{\text {REF }} \mathrm{H}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| REFERENCE INPUT <br> Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current |  | $\begin{gathered} V_{\text {REE }}+1.25 \\ -10 \\ -0.3 \\ -3.2 \end{gathered}$ |  | $\left\lvert\, \begin{gathered} +10 \\ V_{\text {REF }} \mathrm{H}-1.25 \\ 2.6 \\ -0.3 \end{gathered}\right.$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| DYNAMIC PERFORMANCE <br> Settling Time <br> Channel-to-Channel Crosstalk <br> Digital Feedthrough <br> Output Noise Voltage | To $\pm 0.003 \%, 20 \mathrm{~V}$ Output Step See Figure 5 $\mathrm{f}=10 \mathrm{kHz}$ |  | $\begin{gathered} 9 \\ 0.5 \\ 2 \\ 60 \end{gathered}$ | 11 |  | * <br> * <br> * <br> * | * |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{LSB} \\ \mathrm{nV}-\mathrm{s} \\ \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| DIGITAL INPUT <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $I_{I H}$ <br> $I_{\text {IL }}$ |  | $\left\lvert\, \begin{gathered} 0.7 \cdot V_{D D} \\ 0 \end{gathered}\right.$ |  | $\left\lvert\, \begin{array}{c\|} \mathrm{V}_{\mathrm{DD}} \\ 0.3 \cdot \mathrm{~V}_{\mathrm{DD}} \\ \pm 10 \\ \pm 10 \end{array}\right.$ | * |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL OUTPUT <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\mathrm{OL}}$ | $\begin{aligned} \mathrm{I}_{\mathrm{OH}} & =-0.8 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}} & =1.6 \mathrm{~mA} \end{aligned}$ | 3.6 | $\begin{aligned} & 4.5 \\ & 0.3 \end{aligned}$ | 0.4 | * | $\begin{aligned} & * \\ & * \end{aligned}$ | * | * | $\begin{aligned} & * \\ & * \end{aligned}$ | * | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> $V_{D D}$ <br> $V_{C C}$ <br> $\mathrm{V}_{\mathrm{SS}}$ <br> $I_{D D}$ <br> $I_{C C}$ <br> $I_{\text {Ss }}$ <br> Power |  | $\begin{gathered} +4.75 \\ +14.25 \\ -14.25 \end{gathered}$ | $\begin{gathered} +5.0 \\ +15.0 \\ -15.0 \\ 50 \\ 6 \\ -5 \\ 170 \end{gathered}$ | $\begin{gathered} +5.25 \\ +15.75 \\ -15.75 \\ \\ 200 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE Specified Performance |  | -40 |  | +85 | * |  | * | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Specifications same as grade to the left.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

SPECIFICATIONS (Single Supply)
At $T_{A}=T_{\text {MIN }}$ to $T_{M A X}, V_{C C}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\text {REF }} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=+50 \mathrm{mV}$, unless otherwise noted.

| PARAMETER | CONDITIONS | DAC7744E |  |  | DAC7744EB |  |  | DAC7744EC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ACCURACY <br> Linearity Error ${ }^{(1)}$ $\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}}$ <br> Linearity Match <br> Differential Linearity Error <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Monotonicity, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Unipolar Zero <br> Unipolar Zero Error, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Full-Scale Error <br> Full-Scale Error, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Unipolar Zero Matching <br> Full-Scale Matching <br> Power Supply Rejection Ratio (PSRR) | $\begin{aligned} \mathrm{T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \\ \mathrm{~T} & =25^{\circ} \mathrm{C} \end{aligned}$ <br> Channel-to-Channel Matching <br> Channel-to-Channel Matching At Full Scale | 14 | $\begin{gathered} \pm 4 \\ \pm 0.01 \end{gathered}$ | $\pm 3$ $\pm 4$ $\pm 3$ $\pm 3$ $\pm 0.025$ $\pm 0.05$ $\pm 0.025$ $\pm 0.05$ $\pm 0.024$ $\pm 0.024$ 25 | 15 | * |  | 16 | $\pm 2$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \end{aligned}$ <br> $\pm 1$ <br> $\pm 1$ <br> * <br> * <br> * <br> * <br> * <br> * <br> * | LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> Bits <br> \% of FSR <br> $\%$ of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> ppm/V |
| ANALOG OUTPUT <br> Voltage Output <br> Output Current <br> Maximum Load Capacitance <br> Short-Circuit Current <br> Short-Circuit Duration | $\begin{gathered} V_{R E F} L=0 V, V_{S S}=0 V \\ R=10 \mathrm{k} \Omega \end{gathered}$ <br> To $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{CC}}$ or GND | 0 $\pm 5$ | $\begin{aligned} & 500 \\ & \pm 20 \end{aligned}$ <br> Indefinite | $\mathrm{V}_{\text {REF }} \mathrm{H}$ | * <br> * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * | * <br> * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| REFERENCE INPUT <br> Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current |  | $\begin{gathered} V_{\text {REEL }}+1.25 \\ 0 \\ -0.3 \\ -1.5 \end{gathered}$ |  | $\begin{gathered} +10 \\ V_{\text {REF }} \mathrm{H}-1.25 \\ 1.0 \\ -0.3 \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| DYNAMIC PERFORMANCE <br> Settling Time <br> Channel-to-Channel Crosstalk <br> Digital Feedthrough <br> Output Noise Voltage | To $\pm 0.003 \%, 10 \mathrm{~V}$ Output Step See Figure 6 $f=10 \mathrm{kHz}$ |  | $\begin{gathered} 8 \\ \\ 0.5 \\ 2 \\ 60 \end{gathered}$ | 10 |  | * <br> * <br> * <br> * | * |  | * <br> * <br> * <br> * | * | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{LSB} \\ \mathrm{nV}-\mathrm{s} \\ \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| DIGITAL INPUT <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{I}_{\mathrm{IH}}$ <br> IL |  | $\left\lvert\, \begin{gathered} 0.7 \cdot V_{D D} \\ 0 \end{gathered}\right.$ |  | $\begin{array}{\|c\|} V_{D D} \\ 0.3 \cdot V_{\mathrm{DD}} \\ \pm 10 \\ \pm 10 \end{array}$ | * |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * |  |  | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DIGITAL OUTPUT <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} \mathrm{I}_{\mathrm{OH}} & =-0.8 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}} & =1.6 \mathrm{~mA} \end{aligned}$ | 3.6 | $\begin{aligned} & 4.5 \\ & 0.3 \end{aligned}$ | 0.4 | * | * | * | * | $\begin{aligned} & * \\ & * \end{aligned}$ | * | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> $V_{D D}$ <br> $V_{C C}$ <br> $V_{S S}$ <br> $I_{D D}$ <br> $I_{C C}$ <br> Power |  | $\begin{gathered} +4.75 \\ +14.25 \end{gathered}$ | $\begin{gathered} +5.0 \\ +15.0 \\ 0 \\ 50 \\ 3.5 \\ 50 \end{gathered}$ | $\begin{gathered} +5.25 \\ +15.75 \end{gathered}$ <br> 70 | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE Specified Performance |  | -40 |  | +85 | * |  | * | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Specifications same as grade to the left.

NOTE: (1) If $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, the specification applies at code $0021_{\mathrm{H}}$ and above, due to possible negative zero scale error.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$


NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | LINEARITY ERROR (LSB) | DIFFERENTIAL NONLINEARITY (LSB) | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFICATION TEMPERATURE RANGE | ORDERING NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7744E | $\pm 4$ | $\pm{ }^{ \pm}$ | 48-Lead SSOP | $333$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DAC7744E DAC7744E/1K | Rails Tape and Reel |
| $\begin{gathered} \text { DAC7744EB } \\ \hline 1 \end{gathered}$ | $\pm 4$ | $\pm 2$ | 48-Lead SSOP | $333$ | $-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { DAC7744EB } \\ \text { DAC7744EB/1K } \end{gathered}$ | Rails Tape and Reel |
| DAC7744EC | $\pm$$\pm$ | $\pm 1$ | 48-Lead SSOP | 333 <br> 1 | $-40^{\circ} \mathrm{C}$ to ${ }_{\text {" }}+85^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { DAC7744EC } \\ & \text { DAC7744EC/1K } \end{aligned}$ | Rails Tape and Reel |

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7744E/1K" will get a single 1000-piece Tape and Reel.

## ESD PROTECTION CIRCUITS



PIN CONFIGURATION


## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | DB15 | Data Bit 15, MSB |
| 2 | DB14 | Data Bit 14 |
| 3 | DB13 | Data Bit 13 |
| 4 | DB12 | Data Bit 12 |
| 5 | DB11 | Data Bit 11 |
| 6 | DB10 | Data Bit 10 |
| 7 | DB9 | Data Bit 9 |
| 8 | DB8 | Data Bit 8 |
| 9 | DB7 | Data Bit 7 |
| 10 | DB6 | Data Bit 6 |
| 11 | DB5 | Data Bit 5 |
| 12 | DB4 | Data Bit 4 |
| 13 | DB3 | Data Bit 3 |
| 14 | DB2 | Data Bit 2 |
| 15 | DB1 | Data Bit 1 |
| 16 | DB0 | Data Bit 0, LSB |
| 17 | RSTSEL | Reset Select. Determines the action of RST. If HIGH, a RST command will set the DAC registers to mid-scale. If LOW, a RST command will set the DAC registers to zero. |
| 18 | RST | Reset, Edge-Triggered. Depending on the state of RSTSEL, the DAC Input and Output registers are set to either mid-scale or zero. |
| 19 | LOADDACs | DAC Output Registers Load Control. Rising edge triggered. |
| 20 | $\mathrm{R} / \overline{\mathrm{W}}$ | Enabled by the $\overline{\mathrm{CS}}$, controls data read and write from the input register. |
| 21 | A1 | Enabled by the $\overline{\mathrm{CS}}$, in combination with A0 selects the Individual DAC Input Registers. |
| 22 | A0 | Enabled by the $\overline{C S}$, in combination with A1 selects the individual DAC input registers. |
| 23 | $\overline{\mathrm{CS}}$ | Chip Select, Active LOW. |
| 24 | DGND | Digital Ground |
| 25 | $V_{D D}$ | Positive Power Supply |
| 26 | $\mathrm{V}_{\mathrm{CC}}$ | Positive Power Supply |
| 27 | AGND | Analog Ground |
| 28 | $V_{S S}$ | Negative Power Supply |
| 29 | $V_{\text {OUT }}$ D | DAC D Voltage Output |
| 30 | $\mathrm{V}_{\text {Out }} \mathrm{D}$ Sense | DAC D's Output Amplifier Inverting Input. Used to close the feedback loop at the load. |
| 31 | $V_{\text {REF }} \mathrm{L}$ CD Sense | DAC C and D Reference Low Sense Input |
| 32 | $V_{\text {REF }} \mathrm{L} C D$ | DAC C and D Reference Low Input |
| 33 | $V_{\text {REF }} \mathrm{H} C D$ | DAC C and D Reference High Input |
| 34 | $\mathrm{V}_{\text {REF }} \mathrm{H}$ CD Sense | DAC C and D Reference High Sense Input |
| 35 | $\mathrm{V}_{\text {OUT }} \mathrm{C}$ | DAC C Voltage Output |
| 36 | $\mathrm{V}_{\text {Out }} \mathrm{C}$ Sense | DAC C's Output Amplifier Inverting Input. Used to close the feedback loop at the load. |
| 37 | $\mathrm{V}_{\text {OUT }}{ }^{\text {B }}$ | DAC B Voltage Output |
| 38 | $\mathrm{V}_{\text {Out }} \mathrm{B}$ Sense | DAC B's Output Amplifier Inverting Input. Used to close the feedback loop at the load. |
| 39 | $\mathrm{V}_{\text {REF }} \mathrm{H}$ AB Sense | DAC A and B Reference High Sense Input |
| 40 | $V_{\text {REF }} \mathrm{H} A B$ | DAC A and B Reference High Input |
| 41 | $V_{\text {REF }} \mathrm{L} A B$ | DAC A and B Reference Low Input |
| 42 | $V_{\text {REF }} L$ AB Sense | DAC A and B Reference Low Sense Input |
| 43 | $V_{\text {OUT }} A$ | DAC A Voltage Input |
| 44 | $\mathrm{V}_{\text {OUT }} \mathrm{A}$ Sense | DAC A's Output Amplifier Inverting Input. Used to close the feedback loop at the load. |
| 45 | NC | No Connection |
| 46 | NC | No Connection |
| 47 | NC | No Connection |
| 48 | NC | No Connection |

## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}$, representative unit, unless otherwise specified.
$+25^{\circ} \mathrm{C}$


LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C, $+25^{\circ} \mathrm{C}$ )

 Digital Input Code
$+85^{\circ} \mathrm{C}$

LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE (DAC A, $+85^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC B, $+25^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D, $+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $+85^{\circ} \mathrm{C}$ )



## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}$, representative unit, unless otherwise specified.
$+85^{\circ} \mathrm{C}$ (cont.)

$-40^{\circ} \mathrm{C}$


LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C, $-40^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D, $+85^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $-40^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D, $40^{\circ} \mathrm{C}$ )

 Digital Input Code

## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V}$, representative unit, unless otherwise specified.


CURRENT vs CODE
All DACs Sent to Indicated Code (DAC A and B)
$V_{\text {REFH }}$




## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}$, representative unit, unless otherwise specified.


OUTPUT VOLTAGE
MIDSCALE GLITCH PERFORMANCE


BROADBAND NOISE

## 20uV



Time ( $100 \mu \mathrm{~s} / \mathrm{div}$ )


OUTPUT VOLTAGE MIDSCALE GLITCH PERFORMANCE


Time ( $1 \mu \mathrm{~s} / \mathrm{div}$ )


## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=0, \mathrm{~V}_{\text {REF }} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}$, representative unit, unless otherwise specified.



## TYPICAL PERFORMANCE CURVES: V

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\text {REF }} \mathrm{L}=-10 \mathrm{~V}$, representative unit, unless otherwise specified.
$+25^{\circ} \mathrm{C}$


LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C, $+25^{\circ} \mathrm{C}$ )

 Digital Input Code
$+85^{\circ} \mathrm{C}$

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC B, $\mathbf{+ 2 5}^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC D, $+25^{\circ} \mathrm{C}$ )



Digital Input Code

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC B, $+85^{\circ} \mathrm{C}$ )



## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{SS}}=-15 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=-10 \mathrm{~V}$, representative unit, unless otherwise specified. $+85^{\circ} \mathrm{C}$ (cont.)

$-40^{\circ} \mathrm{C}$


LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE (DAC C, $-40^{\circ} \mathrm{C}$ )



Digital Input Code

LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC D, $+85^{\circ} \mathrm{C}$ )



Digital Input Code

LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC B, $-40^{\circ} \mathrm{C}$ )



LINEARITY ERROR AND
DIFFERENTIAL LINEARITY ERROR vs CODE
(DAC D, $-40^{\circ} \mathrm{C}$ )



## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=-15 \mathrm{~V}$ (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=-10 \mathrm{~V}$, representative unit, unless otherwise specified.




CURRENT vs CODE All DACs Sent to Indicated Code
(DAC C and D)
$V_{\text {REFH }}$


POSITIVE FULL-SCALE ERROR vs TEMPERATURE (Code FFFF ${ }_{\mathrm{H}}$ )



## TYPICAL PERFORMANCE CURVES: V ${ }_{\text {Ss }}=-15 \mathrm{~V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=-10 \mathrm{~V}$, representative unit, unless otherwise specified.






## TYPICAL PERFORMANCE CURVES: $\mathrm{V}_{\mathrm{Ss}}=\mathbf{- 1 5 V}$ (Cont.)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}=+10 \mathrm{~V}$, and $\mathrm{V}_{\text {REFL }} \mathrm{L}=-10 \mathrm{~V}$, representative unit, unless otherwise specified.


## THEORY OF OPERATION

The DAC7744 is a quad voltage output, 16-bit digital-toanalog converter (DAC). The architecture is an R-2R ladder configuration with the three MSB's segmented followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs and output op amp (see Figure 1). The minimum voltage output (zero scale) and maximum voltage output (full scale) are set
by the external voltage references $\left(\mathrm{V}_{\mathrm{REF}} \mathrm{L}\right.$ and $\mathrm{V}_{\mathrm{REF}} \mathrm{H}$, respectively). The digital input is a 16 -bit parallel word and the DAC input registers offer a readback capability. The converters can be powered from either a single +15 V supply or a dual $\pm 15 \mathrm{~V}$ supply. The device offers a reset function which immediately sets all DAC output voltages and DAC registers to mid-scale code $8000_{\mathrm{H}}$ or to zero scale, code $0000_{\mathrm{H}}$. See Figures 2 and 3 for the basic operation of the DAC7744.


FIGURE 1. DAC7744 Architecture.


FIGURE 2. Basic Single-Supply Operation of the DAC7744.
URR-brown


FIGURE 3. Basic Dual-Supply Operation of the DAC7744.

## ANALOG OUTPUTS

When $\mathrm{V}_{\mathrm{SS}}=-15 \mathrm{~V}$ (dual supply operation), the output amplifier can swing to within 4 V of the supply rails, guaranteed over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. With $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ (single-supply operation), and with $\mathrm{R}_{\text {LOAD }}$ also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$. Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes $\left(0000_{\mathrm{H}}, 0001_{\mathrm{H}}, 0002_{\mathrm{H}}\right.$, etc. $)$, if the output amplifier has a negative offset. At the negative limit of -5 mV , the first specified output starts at code $0021_{\mathrm{H}}$.
Due to the high accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 10 V fullscale range has a 1 LSB value of $152 \mu \mathrm{~V}$. With a load current of 1 mA , series wiring and connector resistance of only $150 \mathrm{~m} \Omega\left(\mathrm{R}_{\mathrm{W} 2}\right)$ will cause a voltage drop of $150 \mu \mathrm{~V}$, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is $1 / 2 \mathrm{~m} \Omega$ per square. For a 1 mA load, a 20 milli-inch wide printed circuit conductor 6 inches long will result in a voltage drop of $150 \mu \mathrm{~V}$.

The DAC7744 offers a force and sense output configuration for the high open-loop gain output amplifiers. This feature
allows the loop around the output amplifier to be closed at the load, thus ensuring an accurate output voltage, as shown in Figure 4.


FIGURE 4. Analog Output Closed-Loop Configuration (1/2 DAC7744). $\mathrm{R}_{\mathrm{W}}$ represents wiring resistances.

## REFERENCE INPUTS

The reference inputs, $\mathrm{V}_{\text {REF }} \mathrm{L}$ and $\mathrm{V}_{\mathrm{REF}} \mathrm{H}$, can be any voltage between $\mathrm{V}_{\text {SS }}+4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}$, provided that $\mathrm{V}_{\text {REF }} \mathrm{H}$ is at least 1.25 V greater than $\mathrm{V}_{\mathrm{REF}} \mathrm{L}$. The minimum output of each DAC is equal to $\mathrm{V}_{\mathrm{REF}} \mathrm{L}$ plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to $\mathrm{V}_{\text {REF }} \mathrm{H}$ plus a similar offset voltage. Note that $\mathrm{V}_{\text {SS }}$ (the negative power supply) must either be connected to ground or must be in the range of -14.25 V to -15.75 V . The voltage on $\mathrm{V}_{\text {SS }}$ sets several bias points within the converter. If $\mathrm{V}_{\mathrm{SS}}$ is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.
The current into the $\mathrm{V}_{\text {REF }} \mathrm{H}$ input and out of $\mathrm{V}_{\text {REF }} \mathrm{L}$ depends on the DAC output voltages and can vary from a few
microamps to approximately 2.0 mA . The reference input appears as a varying load to the reference. If the reference can sink or source the required current, a reference buffer is not required. The DAC7744 features a reference drive and sense connection such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 12 show different reference configurations and the effect on the linearity and differential linearity.
The analog supplies (or the analog supplies and the reference power supplies) have to come up first. If the power supplies for the reference come up first, then the $V_{C C}$ and $V_{S S}$ supplies will be "powered from the reference via the ESD protection diode", see page 4 .


FIGURE 5. Dual Supply Configuration-Buffered References, used for Dual Supply Performance Curves (1/2 DAC7744).


FIGURE 6. Single-Supply Buffered Reference with a Reference Low of 50mV Used for Single-Supply Performance Curves (1/2 DAC7744).


FIGURE 7. Integral Linearity and Differential Linearity Error Curves for Figure 8.


FIGURE 8. Dual-Supply Buffered Referenced with $\mathrm{V}_{\mathrm{REF}} \mathrm{L}=-5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}} \mathrm{H}=+5 \mathrm{~V}(1 / 2 \mathrm{DAC} 7744)$.


FIGURE 9. Single-Supply Buffered Reference with a Reference Low of 50 mV and Reference High of +5 V .


FIGURE 10. Integral Linearity and Differential Linearity Error Curves for Figure 9.

| A1 | A0 | R/W | $\overline{\text { CS }}$ | RST | RSTSEL | LOADDACS | INPUT REGISTER | DAC REGISTER | MODE | DAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | X | X | X | Write | Hold | Write Input | A |
| L | H | L | L | X | X | X | Write | Hold | Write Input | B |
| H | L | L | L | X | X | X | Write | Hold | Write Input | C |
| H | H | L | L | X | X | X | Write | Hold | Write Input | D |
| L | L | H | L | X | X | X | Read | Hold | Read Input | A |
| L | H | H | L | X | X | X | Read | Hold | Read Input | B |
| H | L | H | L | X | X | X | Read | Hold | Read Input | C |
| H | H | H | L | X | X | X | Read | Hold | Read Input | D |
| X | X | X | H | X | X | $\uparrow$ | Hold | Write | Update | All |
| X | X | X | H | X | X | H | Hold | Hold | Hold | All |
| X | X | X | X | $\uparrow$ | L | X |  | Reset to Zero | Reset to Zero | All |
| X | X | X | X | $\uparrow$ | H | X |  | Reset to Midscale | Reset to Midscale | All |

TABLE I. DAC7744 Logic Truth Table.

## DIGITAL INTERFACE

Table I shows the basic control logic for the DAC7744. Note that each DAC register is edge triggered and not level triggered. When the LOADDACS signal is transitioned to HIGH , the digital word currently in the DAC register is latched. The first set of registers (the input registers) are triggered via the $\mathrm{A} 0, \mathrm{~A} 1, \mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{CS}}$ inputs. Only one of these registers is transparent at any given time.

The double-buffered architecture is designed mainly so that each DAC input register can be written to at any time and then all DAC voltages updated simultaneously by the rising edge of LOADDACS. It also allows a DAC input register to be written to at any point then the DAC output voltages can be synchronously changed via a trigger signal connected to LOADDACS.

## DIGITAL TIMING

Figure 11 and Table II provide detailed timing for the digital interface of the DAC7744.

## DIGITAL INPUT CODING

The DAC7744 input data is in Straight Binary format. The output voltage is given by Equation 1.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{REF}} \mathrm{~L}+\frac{\left(\mathrm{V}_{\mathrm{REF}} \mathrm{H}-\mathrm{V}_{\mathrm{REF}} \mathrm{~L}\right) \cdot \mathrm{N}}{65,536} \tag{1}
\end{equation*}
$$

where N is the digital input code. This equation does not include the effects of offset (zero scale) or gain (full scale) errors.

## DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7744 offers a unique set of features that allows a wide range of flexibility in designing applications circuits such as programmable current sources. The DAC7744 offers both a differential reference input as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows transistor to be placed within the loop to implement a digitallyprogrammable, uni-directional current source. The availability of a differential reference also allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$
\begin{align*}
\mathrm{I}_{\mathrm{OUT}}=( & \left.\left(\frac{\mathrm{V}_{\mathrm{REF}} \mathrm{H}-\mathrm{V}_{\mathrm{REF}} \mathrm{~L}}{\mathrm{R}_{\mathrm{SENSE}}}\right) \cdot\left(\frac{\mathrm{N}}{65,536}\right)\right)  \tag{2}\\
& +\left(\mathrm{V}_{\mathrm{REF}} \mathrm{~L} / \mathrm{R}_{\mathrm{SENSE}}\right)
\end{align*}
$$

Figure 12 shows a DAC7744 in a 4-to-20mA current output configuration. The output current can be determined by Equation 3:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT}}=\left(\left(\frac{5 \mathrm{~V}-1 \mathrm{~V}}{250 \Omega}\right) \cdot\left(\frac{\mathrm{N}}{65,536}\right)\right)+\left(\frac{1 \mathrm{~V}}{250 \Omega}\right) \tag{3}
\end{equation*}
$$

At full scale, the output current is 16 mA plus the 4 mA for the zero current. At zero scale, the output current is the offset current of $4 \mathrm{~mA}(1 \mathrm{~V} / 250 \Omega)$.


FIGURE 11. Digital Input and Output Timing.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RCS }}$ | $\overline{\mathrm{CS}}$ LOW for Read | 100 |  |  | ns |
| $\mathrm{t}_{\text {RDS }}$ | R/̄W HIGH to $\overline{\mathrm{CS}}$ LOW | 10 |  |  | ns |
| $\mathrm{t}_{\text {RDH }}$ | R/W HIGH after $\overline{\mathrm{CS}}$ HIGH | 10 |  |  | ns |
| $t_{\text {DZ }}$ | $\overline{\mathrm{CS}}$ HIGH to Data Bus in High Impedance | 10 |  | 70 | ns |
| $\mathrm{t}_{\text {CSD }}$ | $\overline{\mathrm{CS}}$ LOW to Data Bus Valid |  | 85 | 130 | ns |
| $\mathrm{t}_{\text {wos }}$ | $\overline{\text { CS }}$ LOW for Write | 40 |  |  | ns |
| $\mathrm{t}_{\text {ws }}$ | R//W LOW to $\overline{\mathrm{CS}}$ LOW | 0 |  |  | ns |
| $\mathrm{t}_{\text {WH }}$ | R/W LOW after $\overline{\mathrm{CS}}$ HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Valid to C- | 0 |  |  | ns |
| $t_{\text {AH }}$ | Address Valid after $\overline{\mathrm{CS}} \mathrm{HIGH}$ | 15 |  |  | ns |
| tis | $\overline{\mathrm{CS}}$ LOW to LOADDACS HIGH | 40 |  |  | ns |
| $t_{\text {LH }}$ | $\overline{\mathrm{CS}}$ LOW after LOADDACS HIGH | 80 |  |  | ns |
| $\mathrm{t}_{\text {LX }}$ | LOADDACS HIGH | 40 |  |  | ns |
| $t_{\text {DS }}$ | Data Valid to $\overline{\mathrm{CS}}$ LOW | 0 |  |  | ns |
| $t_{\text {DH }}$ | Data Valid after $\overline{\mathrm{CS}} \mathrm{HIGH}$ | 15 |  |  | ns |
| $\mathrm{t}_{\text {LWD }}$ | LOADDACS LOW | 40 |  |  | ns |
| $\mathrm{t}_{\text {SS }}$ | RSTSEL Valid Before RESET HIGH | 0 |  |  | ns |
| $\mathrm{t}_{\text {SH }}$ | RSTSEL Valid After RESET HIGH | 120 |  |  | ns |
| $t_{\text {RSS }}$ | RESET LOW Before RESET HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\text {RSH }} \mathrm{t}_{\text {S }}$ | RESET LOW After RESET HIGH Settling Time | 10 |  | 11 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time |  |  | 11 | $\mu \mathrm{S}$ |

TABLE II. Timing Specifications ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ).


FIGURE 12. 4-to-20mA Digitally-Controlled Current Source (1/2 DAC7744).

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7744E | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DAC7744E | Samples |
| DAC7744E/1K | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DAC7744E | Samples |
| DAC7744E/1KG4 | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DAC7744E | Samples |
| DAC7744EB | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { B } \end{aligned}$ | Samples |
| DAC7744EB/1K | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { B } \end{aligned}$ | Samples |
| DAC7744EBG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { B } \end{aligned}$ | Samples |
| DAC7744EC | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { C } \end{aligned}$ | Samples |
| DAC7744EC/1K | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { C } \end{aligned}$ | Samples |
| DAC7744ECG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | $\begin{aligned} & \text { DAC7744E } \\ & \text { C } \end{aligned}$ | Samples |
| DAC7744EG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | DAC7744E | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel Width W1 (mm) | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ \text { (mm) } \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7744E/1K | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |
| DAC7744EB/1K | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |
| DAC7744EC/1K | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC7744E/1K | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |
| DAC7744EB/1K | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |
| DAC7744EC/1K | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of Tl components or services with statements different from or beyond the parameters stated by Tl for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |

