

Sample &

Buy





SNVS250F-NOVEMBER 2004-REVISED FEBRUARY 2016

## LM3670 Miniature Step-Down DC-DC Converter for Ultralow Voltage Circuits

Technical

Documents

## 1 Features

- Input Voltage Range: 2.5 V to 5.5 V
- Adjustable Output Voltages (V<sub>OUT</sub>): 0.7 V to 2.5 V
- Fixed Output Voltages: 1.2 V, 1.5 V, 1.6 V, 1.8 V, 1.875 V, 3.3V
- 15-µA Typical Quiescent Current
- 350-mA Maximum Load Capability
- 1-MHz PWM Fixed Switching Frequency (Typical)
- Automatic PFM and PWM Mode Switching
- Low Dropout Operation 100% Duty Cycle Mode
- Internal Synchronous Rectification for High Efficiency
- Internal Soft Start
- 0.1-µA Typical Shutdown Current
- Current Overload Protection
- Operates from a Single Li-Ion Cell or Three-Cell NiMH/NiCd Batteries
- Only Three Tiny Surface-Mount External Components Required (One Inductor, Two Ceramic Capacitors)

## 2 Applications

- Mobile Phones and Handheld Devices
- PDAs
- Palm-Top PCs
- Portable Instruments
- Battery-Powered Devices

## 3 Description

Tools &

Software

The LM3670 step-down DC-DC converter is optimized for powering ultralow voltage circuits from a single Li-Ion cell or three-cell NiMH/NiCd batteries. It provides up to 350-mA load current, over an input voltage range from 2.5 V to 5.5 V. There are several different fixed voltage output options available as well as an adjustable output voltage version.

Support &

Community

**.**...

The device offers superior features and performance for mobile phones and similar portable applications with complex power management systems. Automatic intelligent switching between pulse width modulation (PWM) low-noise and pulse frequency modulation (PFM) low-current mode offers improved system control. During full-power operation, a fixed-frequency 1-MHz (typical) PWM mode drives loads from approximately 70 mA to 350 mA maximum, with up to 95% efficiency. Hysteretic PFM mode extends the battery life through reduction of the guiescent current to 15 µA (typical) during light current loads and system standby. Internal synchronous rectification provides high efficiency (90% to 95% typical at loads between 1 mA and 100 mA). In shutdown mode (enable (EN) pin pulled low) the device turns off and reduces battery consumption to 0.1 µA (typical).


The LM3670 is available in a 5-pin SOT-23 package. A high switching frequency (1 MHz typical) allows use of tiny surface-mount components. Only three external surface-mount components, an inductor and two ceramic capacitors, are required.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM3670	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application: Fixed Output**



#### **Typical Application: Adjustable Output Voltage**



2

## **Table of Contents**

1		tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Con	nection Diagram3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11

	7.4	Device Functional Modes	12
8	Арр	lication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations	18
10	Lay	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	20
11	Dev	ice and Documentation Support	21
	11.1	Device Support	21
	11.2	Community Resources	21
	11.3	Trademarks	<mark>21</mark>
	11.4	Electrostatic Discharge Caution	21
	11.5	Glossary	21
12		hanical, Packaging, and Orderable	
	Info	rmation	21

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (February 2013) to Revision F	Page
•	Changed "(0.7V min) to "0.7 V to 2.5 V"	1
•	Added Device Information and Pin Configuration and Functions sections, ESD Ratings and Thermal Information tables, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections.	1
•	Deleted phone and fax numbers of manufacturers from suggested inductors table	15
•	Deleted phone and fax numbers of manufacturers from suggested capacitors table	16
•	Deleted rest of text from paragraph beginning "For any output voltages"	17
•	Deleted row beginning with "1.24 "from Table 3	18


Cł	hanges from Revision D (February 2013) to Revision E	Pag	e
•	Changed layout of National Data Sheet to TI format	1	9

#### TEXAS INSTRUMENTS

www.ti.com



## 5 Connection Diagram



#### **Pin Functions**

PIN					
NUMBE R	NAME	TYPE	DESCRIPTION		
1	V <sub>IN</sub>	Power	Power supply input. Connect to the input filter capacitor ( <i>Typical Application: Fixed Output</i> ).		
2	GND	Ground	Ground pin.		
3	EN	Digital	able input.		
4	FB	Analog	Feedback analog input. Connect to the output filter capacitor ( <i>Typical Application: Fixed Output</i> ).		
5	SW	Analog	Switching node connection to the internal PFET switch and NFET synchronous rectifier. Connect to an inductor with a saturation current rating that exceeds the 750-mA maximum switch peak current limit specification.		

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> pin: voltage to GND	-0.2	6	V
EN pin: voltage to GND	-0.2	6	V
FB, SW pins	(GND -0.2	2) V <sub>IN</sub> + 0.2	V
Junction temperature, T <sub>J-MAX</sub>	-45	125	°C
Maximum lead temperature (soldering, 10 seconds)		260	°C
Storage temperature, T <sub>stg</sub>	-45	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	NOM MAX	UNIT
Input voltage	2.5	5.5	А
Recommended load current	0	350	mA
Junction temperature, T <sub>J</sub>	-40	125	°C
Ambient temperature, T <sub>A</sub>	-40	85	°C

(1) All voltages are with respect to the potential at the GND pin.

#### 6.4 Thermal Information

		LM3670	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	163.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	114.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	26.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	26.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

Unless otherwise specified, limits for typical values are  $T_J = 25^{\circ}$ C, and minimum and maximum limits apply over the full operating junction temperature range (-40°C ≤  $T_J$  ≤ +125°C);  $V_{IN} = 3.6$  V,  $V_{OUT} = 1.8$  V,  $I_{OUT} = 150$  mA, EN =  $V_{IN}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	See <sup>(1)</sup>	2.5		5.5	V
	-	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ $I_{\text{OUT}} = 10 \text{ mA}$	-2%		4%	
	Fixed output voltage: 1.2 V	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ 0 mA $\le \text{I}_{\text{OUT}} \le 150 \text{ mA}$	-4.5%		4%	
	Fixed output voltage: 1.5 V	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ I <sub>OUT</sub> = 10 mA	-2.5%		4%	
	Tixed output voltage. 1.5 v	$2.5 V \le V_{IN} \le 5.5 V$ 0 mA $\le I_{OUT} \le 350 mA$	-5%		4%	
	Eived output voltage: 1.6 \/ 1.975 \/	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ $I_{\text{OUT}} = 10 \text{ mA}$	-2.5%		4%	
M	Fixed output voltage: 1.6 V, 1.875 V	$2.5 V \le V_{IN} \le 5.5V$ 0 mA $\le I_{OUT} \le 350$ mA	-5.5%		4%	
V <sub>OUT</sub>	Fixed extrust voltages 4.9.V	$2.5 \text{ V} \le \text{V}_{IN} \le 5.5 \text{ V}$ $I_{OUT} = 10 \text{ mA}$	-1.5%		3%	
	Fixed output voltage: 1.8 V	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ 0 mA $\le \text{I}_{\text{OUT}} \le 350 \text{ mA}$	-4.5%		3%	
	Fixed output voltage: 3.3 V	$3.6 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ $I_{\text{OUT}} = 10 \text{ mA}$	-2%		4%	
		$3.6V \le V_{IN} \le 5.5V$ 0 mA $\le I_{OUT} \le 350$ mA	-6%		4%	
	Adjustable output voltage <sup>(2)</sup>	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ I <sub>OUT</sub> = 10 mA	-2.5%		4.5%	
		$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ 0 mA $\le \text{I}_{\text{OUT}} \le 150 \text{ mA}$	-4%		4.5%	
Line_reg	Line regulation	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ I <sub>OUT</sub> = 10 mA		0.26		%/V
Load_reg	Load regulation	150 mA ≤ I <sub>OUT</sub> ≤ 350 mA		0.0014		%/mA
V <sub>REF</sub>	Internal reference voltage			0.5		V
I <sub>Q_SHDN</sub>	Shutdown supply current	T <sub>A</sub> = 85°C		0.1	1	μA
Ι <sub>Q</sub>	DC bias current into $V_{IN}$	No load, device is not switching $(V_{OUT}$ forced higher than programmed output voltage)		15	30	μΑ
V <sub>UVLO</sub>	Minimum $V_{\mbox{\scriptsize IN}}$ below which $V_{\mbox{\scriptsize OUT}}$ is disabled	$T_A = -40^{\circ}C \le T_J \le 125^{\circ}C$		2.4		V
R <sub>DSON (P)</sub>	Pin-pin resistance for PFET	$V_{IN} = V_{GS} = 3.6V$		360	690	mΩ
R <sub>DSON (N)</sub>	Pin-pin resistance for NFET	V <sub>IN</sub> = V <sub>GS</sub> = 3.6 V		250	660	mΩ
I <sub>LKG (P)</sub>	P channel leakage current	V <sub>DS</sub> = 5.5 V, T <sub>A</sub> = 25°C		0.1	1	μA
I <sub>LKG (N)</sub>	N channel leakage current	V <sub>DS</sub> = 5.5 V, T <sub>A</sub> = 25°C		0.1	1.5	μA
I <sub>LIM</sub>	Switch peak current limit		400	620	750	mA

The input voltage range recommended for the specified output voltages are given below: V<sub>IN</sub> = 2.5 V to 5.5 V for 0. 7 V ≤ V<sub>OUT</sub> < 1.875 V, V<sub>IN</sub> = (V<sub>OUT</sub> + V<sub>DROPOUT</sub>) to 5.5 for 1.875 ≤ V<sub>OUT</sub> ≤ 3.3 V, where V<sub>DROPOUT</sub> = I<sub>LOAD</sub> × (R<sub>DSON</sub> (P) + R<sub>INDUCTOR</sub>).
 Output voltage specification for the adjustable version includes tolerance of the external resistor divider.

## **Electrical Characteristics (continued)**


Unless otherwise specified, limits for typical values are  $T_J = 25^{\circ}C$ , and minimum and maximum limits apply over the full operating junction temperature range (-40°C ≤  $T_J$  ≤ +125°C);  $V_{IN} = 3.6$  V,  $V_{OUT} = 1.8$  V,  $I_{OUT} = 150$  mA, EN =  $V_{IN}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
η		$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 1 \text{ mA}$		91%		
		$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 10 \text{ mA}$		94%		
	Efficiency	$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 100 \text{ mA}$		94%		
	Efficiency	$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 200 \text{ mA}$		94%		
		$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 300 \text{ mA}$		92%		
		$V_{IN} = 3.6 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{LOAD} = 350 \text{ mA}$		90%		
VIH	Logic high input		1.3			V
V <sub>IL</sub>	Logic low input				0.4	V
I <sub>EN</sub>	Enable (EN) input current			0.01	1	μA
fosc	Internal oscillator frequency	PWM mode	550	1000	1300	kHz



## 6.6 Typical Characteristics

Unless otherwise stated,  $V_{IN}$  = 3.6 V and  $V_{OUT}$ = 1.8 V.




TEXAS INSTRUMENTS

www.ti.com

## **Typical Characteristics (continued)**


Unless otherwise stated,  $V_{IN} = 3.6$  V and  $V_{OUT} = 1.8$  V.





## **Typical Characteristics (continued)**

Unless otherwise stated,  $V_{IN}$  = 3.6 V and  $V_{OUT}$ = 1.8 V.





## 7 Detailed Description

#### 7.1 Overview


The LM3670, a high-efficiency step-down DC-DC switching buck converter, delivers a constant voltage from either a single Li-Ion or three-cell NiMH/NiCd battery to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3670 can deliver up to 350 mA depending on the input voltage and output voltage (voltage head room), and the inductor chosen (maximum current capability).

There are three modes of operation depending on the current required: pulse width modulation (PWM), pulse frequency modulation (PFM), and shutdown. PWM mode handles current loads of approximately 70 mA or higher. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ( $I_Q = 15 \ \mu A$  typical) and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{SHUTDOWN} = 0.1 \ \mu A$  typical).

The LM3670 can operate up to a 100% duty cycle (PMOS switch always on) for low dropout control of the output voltage. In this way the output voltage is controlled down to the lowest possible input voltage.

Additional features include soft-start, undervoltage lockout, current overload protection, and thermal overload protection. As shown in Figure 17, only three external power components are required for implementation.

# 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Circuit Operation

The LM3670 operates as follows. During the first portion of each switching cycle, the control block in the LM3670 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of:

by storing energy in a magnetic field. During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of:

-V <sub>OUT</sub>			
L			

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

## 7.3.2 Soft Start

The LM3670 has a soft-start circuit that limits in-rush current during start-up. Typical start-up times with a 10-µF output capacitor and 350-mA load is 400 µs:

INRUSH CURRENT (mA)	DURATION (μs)						
0	32						
70	224						
140	256						
280	256						
620	until soft start ends						

#### Table 1. Typical Start-Up Times for Soft Start

#### 7.3.3 LDO - Low Dropout Operation

The LM3670 can operate at 100% duty cycle (no switching, PMOS switch is completely on) for low dropout support of the output voltage. In this way the output voltage is controlled down to the lowest possible input voltage.

The minimum input voltage needed to support the output voltage is

 $V_{IN\_MIN} = I_{LOAD} \times (R_{DSON,PFET} + R_{INDUCTOR}) + V_{OUT}$ 

where

- $I_{LOAD} = load current$
- R<sub>DSON. PFET</sub> = the drain to source resistance of PFET switch in the triode region
- $R_{INDUCTOR}$  = the inductor resistance

(3)

(2)



#### 7.4 Device Functional Modes

#### 7.4.1 PWM Operation

During PWM operation the converter operates as a voltage-mode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

#### 7.4.1.1 Internal Synchronous Rectification

While in PWM mode, the LM3670 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

## 7.4.1.2 Current Limiting

A current limit feature allows the LM3670 to protect itself and external components during overload conditions PWM mode implements cycle-by-cycle current limiting using an internal comparator that trips at 620 mA (typical).

#### 7.4.2 **PFM** Operation

At very light load, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- 1. The inductor current becomes discontinuous
- 2. The peak PMOS switch current drops below the I<sub>MODE</sub> level:

$$I_{MODE} < 26 \text{ mA} + \frac{V_{IN}}{50\Omega} \text{ (typ)}$$

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage in PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparator senses the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typical) above the nominal PWM output voltage. If the output voltage is below the *high* PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the 'high' PFM threshold or the peak current exceeds the I<sub>PFM</sub> level set for PFM mode. The peak current in PFM mode is:

$$I_{\text{PFM Peak}} = 117 \text{ mA} + \frac{V_{\text{IN}}}{64\Omega} \text{ (typ)}$$
(5)

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the *high* PFM comparator threshold (see Figure 16), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the *high* PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this sleep mode is less than 30  $\mu$ A, which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the low PFM threshold, the cycle repeats to restore the output voltage to approximately 1.6% above the nominal PWM output voltage.

If the load current increases during PFM mode (see Figure 16) causing the output voltage to fall below the 'low2' PFM threshold, the part automatically transitions into fixed-frequency PWM mode.



## **Device Functional Modes (continued)**




Figure 16. Operation in PFM Mode and Transition to PWM Mode

## 7.4.3 Shutdown

Setting the EN input pin low (< 0.4 V) places the LM3670 in shutdown mode. During shutdown the PFET switch, NFET switch, reference, control and bias circuitry of the LM3671 are turned off. Setting EN high (> 1.3 V) enables normal operation. It is recommended to set EN pin low to turn off the LM3671 during system power up and undervoltage conditions when the supply is less than 2.5 V. Do not leave the EN pin floating.

TEXAS INSTRUMENTS

www.ti.com

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The external control of this device is very easy. First make sure the correct voltage been applied at  $V_{IN}$  pin, then simply apply the voltage at EN pin according to the *Electrical Characteristics* to enable or disable the output voltage.

## 8.2 Typical Application

#### 8.2.1 Typical Application: Fixed Output




Figure 17. LM3670 Typical Application, Fixed Output

#### 8.2.1.1 Design Requirements

For typical CMOS voltage regulator applications, use the parameters listed in Table 2.

#### **Table 2. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Minimum input voltage	2.5 V
Minimum output voltage	1.2 V
Maximum load current	350 mA

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Inductor Selection

There are two main considerations when choosing an inductor: the inductor current must not saturate, and the inductor current ripple is small enough to achieve the desired output voltage ripple.

There are two methods to choose the inductor current rating.

#### 8.2.1.2.1.1 Method 1

The total current is the sum of the load and the inductor ripple current. This can be written as

$$I_{MAX} = I_{LOAD} + \frac{I_{RIPPLE}}{2}$$
$$V_{OUT} = I_{LOAD} + \left(\frac{V_{IN} - V_{OUT}}{2 * L}\right) \left(\frac{V_{OUT}}{V_{IN}}\right) \left(\frac{1}{f}\right)$$

where

- I<sub>LOAD</sub> = load current
- V<sub>IN</sub> = input voltage

(6)



(7)

(9)

- L = inductor
- f =switching frequency
- I<sub>RIPPLE</sub> = peak-to-peak current

#### 8.2.1.2.1.2 Method 2

A more conservative approach is to choose an inductor that can handle the current limit of 700 mA.

Given a peak-to-peak current ripple (IPP) the inductor needs to be at least

$$L \ge \left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{I_{\text{PP}}}\right) * \left(\frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) * \left(\frac{1}{f}\right)$$
(8)

A 10- $\mu$ H inductor with a saturation current rating of at least 800 mA is recommended for most applications. Resistance of the inductor resistance must be less than around 0.3  $\Omega$  for good efficiency. Table 3 lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor is suggested. For noise critical applications, a toroidal or shielded-bobbin inductor must be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise toroidal inductor, in the event that noise from low-cost bobbin models is unacceptable.

#### 8.2.1.2.2 Input Capacitor Selection

A ceramic input capacitor of 4.7  $\mu$ F is sufficient for most applications. A larger value may be used for improved input voltage filtering. The input filter capacitor supplies current to the PFET switch of the LM3670 in the first half of each cycle and reduces voltage ripple imposed on the input power source. The low equivalent series resistance (ESR) of a ceramic capacitor provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with a surge current rating sufficient for the power-up surge from the input power source. The power-up surge current is approximately the value of the capacitor ( $\mu$ F) times the voltage rise rate (V/ $\mu$ s). The input current ripple can be calculated by :

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})}$$

The worst case IRMS is:

$$IRMS = \frac{IRMS}{2} \qquad (duty cycle = 50\%)$$

Table 3. Suggested Inductors and Their Suppliers

MODEL	VENDOR
IDC2512NB100M	Vishay
DO1608C-103	Coilcraft
ELL6RH100M	Panasonic
CDRH5D18-100	Sumida

#### 8.2.1.2.3 Output Capacitor Selection

The output filter capacitor smooths out current flow from the inductor to the load, maintaining a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

The output ripple current can be calculated as:

$$l_{PP-C} = \frac{l_{PP}}{f^*8^*C}$$

Voltage peak-to-peak ripple due to capacitance = <sup>PP-C</sup> f\*8\*C

Voltage peak-to-peak ripple due to ESR = V<sub>OUT</sub> = V<sub>PP-ESR</sub> = I<sub>PP</sub> \* R<sub>ESR</sub>

Voltage peak-to-peak ripple, root mean squared = 
$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$

LM3670 SNVS250F – NOVEMBER 2004 – REVISED FEBRUARY 2016 **ISTRUMENTS** 

EXAS


Note that the output ripple is dependent on the current ripple and the equivalent series resistance of the output capacitor ( $R_{ESR}$ ).

Because these two components are out-of-phase the RMS value is used. The  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure the frequency of the  $R_{ESR}$  given is the same order of magnitude as the switching frequency.

Tuble 4. Suggested Supultions And Their Suppliers								
TYPE	VENDOR							
Ceramic	Vishay							
Ceramic	Taiyo-Yuden							
Ceramic	Taiyo-Yuden							
	·							
Ceramic	Vishay							
Ceramic	Taiyo-Yuden							
Ceramic	ТDК							
	TYPE Ceramic Ceramic Ceramic Ceramic Ceramic Ceramic							

#### Table 4. Suggested Capacitors And Their Suppliers

#### 8.2.1.3 Application Curves





#### 8.2.2 Typical Application: Adjustable Output




Figure 20. LM3670 Typical Application: Adjustable Output

#### 8.2.2.1 Design Requirements

For adjustable LM3670 option, use the design parameters in Table 5

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5 V to 5.5
Input capacitor	4.7 μF
Output capacitor	10 µF
Inductor	4.7 μH or 10 μH
ADJ programmable output voltage	0.7 V to 2.5 V

#### Table 5. Design Parameters

#### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Output Voltage Selection for Adjustable LM3670

The output voltage of the adjustable parts can be programmed through the resistor network connected from V<sub>OUT</sub> to V<sub>FB</sub> then to GND. V<sub>OUT</sub> is adjusted to make V<sub>FB</sub> equal to 0.5 V. The resistor from V<sub>FB</sub> to GND (R<sub>2</sub>) must be at least 100 KΩ to keep the current sunk through this network well below the 15-µA quiescent current level (PFM mode with no switching) but large enough that it is not susceptible to noise. If R<sub>2</sub> is 200 KΩ, and V<sub>FB</sub> is 0.5 V, then the current through the resistor feedback network is 2.5 µA (I<sub>FB</sub> = 0.5 V / R<sub>2</sub>). The output voltage formula is:

$$V_{OUT} = V_{FB} * (\frac{R_1}{R_2} + 1)$$

where

- V<sub>OUT</sub> = output voltage (V)
- V<sub>FB</sub> = feedback voltage (0.5 V typical)
- $R_1$  Resistor from  $V_{OUT}$  to  $V_{FB}$  ( $\Omega$ )
- $R_2$  Resistor from V<sub>OUT</sub> to GND ( $\Omega$ )

For output voltage greater than or equal to 0.7 V a frequency zero must be added at 10 kHz for stability.

$$C_1 = \frac{1}{2 * \pi * R_1 * 10 \text{ kHz}}$$

For any output voltages equal to 0.7 V or 2.5 V, a pole must also be placed at 10 kHz (see Table 6).

(10)

(11)

402	200	39	none	10	4.7	10
442	200	39	none	10	4.7	10
487	200	33	none	10	4.7	10
549	200	30	none	10	4.7	14.7 <sup>(1)</sup>
806	200	22	82	10	4.7	22
ion Curve	25		Γ			
(50 m)//Div)			00 mA)	- V <sub>OUT</sub> (50 mV/Div) -		

#### Table 6. Adjustable LM3670 Configurations for Various Vout C4 (===) 1 4.11

8.2.2.3 Application CURRENT LOAD STEP (50 mA - 350 mA) V<sub>OUT</sub> (50 mV/Div) CURRENT LOAD STEP (100 mA - 30) 200 ++++ +++ I<sub>LOAD</sub> = 350 m/ LOAD = 300 m <sub>OAD</sub> = 100 n  $A_D = 50 \text{ m}$ TIME (100 µs/DIV) TIME (100 µs/DIV)  $I_{LOAD}$  = 100 mA to 300 mA  $I_{LOAD}$  = 50 mA to 350 mA Figure 22. Load Transient Figure 21. Load Transient

## 9 Power Supply Recommendations

The LM3670 is designed to operate from a stable input supply range of 2.5 V to 5.5 V.

VOUT (V)	R1 (KΩ)	R2 (KΩ)	C1 (pF)	C2 (pF)	L (µH)	C <sub>IN</sub> (μF)	С <sub>ОՍТ</sub> (µF
0.7	80.6	200	200	150	4.7	4.7	10
0.8	120	200	130	none	4.7	4.7	10
0.9	160	200	100	none	4.7	4.7	10
1.0	200	200	82	none	4.7	4.7	10
1.1	240	200	68	none	4.7	4.7	10
1.2	280	200	56	none	4.7	4.7	10
1.24	221	150	75	120	4.7	4.7	10
1.5	402	200	39	none	10	4.7	10
1.6	442	200	39	none	10	4.7	10
1.7	487	200	33	none	10	4.7	10
1.875	549	200	30	none	10	4.7	14.7 <sup>(1)</sup>
2.5	806	200	22	82	10	4.7	22



**•** ( **-**)

**ISTRUMENTS** 

EXAS



## 10 Layout

## **10.1 Layout Guidelines**

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces, which can send erroneous signals to the DC-DC converter device, resulting in poor regulation or instability.

Good layout for the LM3670 can be implemented by following a few simple design rules, as shown in Figure 23.

- Place the LM3670, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Place the capacitors and inductor within 0.2 in. (5 mm) of the LM3670.
- Arrange the components so that the switching current loops curl in the same direction. During the first half of
  each cycle, current flows from the input filter capacitor, through the LM3670 and inductor to the output filter
  capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled
  up from ground, through the LM3670 by the inductor, to the output filter capacitor and then back through
  ground, forming a second current loop. Routing these loops so the current curls in the same direction
  prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- Connect the ground pins of the LM3670, and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then, connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the LM3670 by giving it a low-impedance ground connection.
- Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
- Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the LM3670 circuit, and be direct but must be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.
- Place noise sensitive circuitry, such as radio IF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noise-sensitive circuitry in the system can be reduced through distance.

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (because this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and, by using low-dropout linear regulators, power to the circuit is post-regulated to reduce conducted noise.

## 10.2 Layout Example




Figure 23. LM3670 Layout



## **11** Device and Documentation Support

## **11.1 Device Support**

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7-Jan-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3670MF-1.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	(3) Level-1-260C-UNLIM	-40 to 85	SCZB	Samples
LM3670MF-1.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	S82B	Samples
LM3670MF-1.6/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDBB	Samples
LM3670MF-1.8	NRND	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	SDCB	
LM3670MF-1.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDCB	Samples
LM3670MF-1.875/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SEFB	Samples
LM3670MF-3.3	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	SDEB	
LM3670MF-3.3/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDEB	Samples
LM3670MF-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDFB	Samples
LM3670MFX-1.2/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SCZB	Samples
LM3670MFX-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDCB	Samples
LM3670MFX-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	SDFB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



# PACKAGE OPTION ADDENDUM

7-Jan-2016

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated