

3.3V ECL Differential LVPECL/LVDS to LVTTTL/LVCMOS Translator

Check for Samples: [SN65EPT23](#)

FEATURES

- Dual 3.3 V Differential LVPECL/LVDS to LVTTTL/LVCMOS Buffer Translator
- 24 mA LVTTTL Outputs
- Operating Range
 - $V_{CC} = 3.0\text{ V to }3.6\text{ V}$
 - $GND = 0\text{ V}$
- Support for Clock Frequencies > 300 MHz
- 2.0 ns Typical Propagation Delay
- Built-in Temperature Compensation
- Drop in Compatible to MC100EPT23


APPLICATIONS

- Data and Clock Transmission Over Backplane
- Signaling Level Conversion for Clock or Data

DESCRIPTION

The SN65EPT23 is a low power dual LVPECL/LVDS to LVTTTL/LVCMOS translator device. The device includes circuitry to maintain inputs at $V_{CC}/2$ when left open. The SN65EPT23 is housed in an industry standard SOIC-8 package and is also available in TSSOP-8 option.

PINOUT ASSIGNMENT


Table 1. Pin Description

PIN	FUNCTION
Q_0, Q_1	LVTTTL/LVCMOS Outputs
$D_0, \bar{D}_0, D_1, \bar{D}_1$	Differential LVPECL/LVDS/CML Inputs
V_{CC}	Positive Supply
GND	Ground

ORDERING INFORMATION⁽¹⁾

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65EPT23D/DR	EPT23	SOIC	NiPdAu
SN65EPT23DGK/DGKR	SSTI	MSOP	NiPdAu

(1) Leaded device option not initially available; contact [TI sales representative](#) for further information.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	CONDITION	VALUE	UNIT
Absolute supply voltage, V_{CC}	GND = 0V	3.8	V
Absolute input voltage, V_I	GND = 0 and $V_i \leq V_{CC}$	0 to 3.8	V
Output current	Continuous	50	mA
	Surge	100	
Operating temperature range		-40 to 85	°C
Storage temperature range		-65 to 150	°C

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING $T_A < 25^\circ\text{C}$ (mW)	THERMAL RESISTANCE, JUNCTION TO AMBIENT NO AIRFLOW	DERATING FACTOR $T_A > 25^\circ\text{C}$ (mW/°C)	POWER RATING $T_A = 85^\circ\text{C}$ (mW)
SOIC	Low-K	719	139	7	288
	High-K	840	119	8	336
MSOP	Low-K	469	213	5	188
	High-K	527	189	5	211

THERMAL CHARACTERISTICS

PARAMETER		PACKAGE	VALUE	UNIT
θ_{JB}	Junction-to Board Thermal Resistance	SOIC	79	°C/W
		MSOP	120	
θ_{JC}	Junction-to Case Thermal Resistance	SOIC	98	°C/W
		MSOP	74	

KEY ATTRIBUTES

CHARACTERISTICS	VALUE
Moisture sensitivity level	Level 1
Flammability rating (Oxygen Index: 28 to 34)	UL 94 V-0 at 0.125 in
ESD-HBM	2 kV
ESD-machine model	200 V
ESD-charge device model	2 kV
Internal pull down resistor	50 k Ω
Internal pull up resistor	50 k Ω
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test	

LVTTTL OUTPUT DC CHARACTERISTICS⁽¹⁾ ($V_{CC} = 3.3\text{ V}$; $GND = 0\text{ V}$, $T_A = -40\text{C to }85\text{C}$)⁽²⁾

PARAMETER	CONDITION	-40°C			25°C			85°C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
I_{OS}	Output short circuit current	-180	-140	-50	-180	-144	-50	-180	-148	-50	mA
V_{OH}	Output high voltage ⁽³⁾	$I_{OH} = -3.0\text{ mA}$			2.4			2.4			V
V_{OL}	Output low voltage	$I_{OL} = 24\text{ mA}$			0.5			0.5			V

- (1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- (2) All values vary 1:1 with V_{CC} ; V_{CC} can vary $\pm 0.3\text{ V}$
- (3) LVTTTL output $R_L = 500\ \Omega$ to GND

LVPECL INPUT DC CHARACTERISTICS⁽¹⁾ ($V_{CC} = 3.3\text{ V}$; $GND = 0.0\text{ V}$)⁽²⁾

PARAMETER		-40°C			25°C			85°C			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
I_{CCH}	Power supply current (Outputs set to high)	15			25			15			25	mA
I_{CCL}	Power supply current (Outputs set to low)	15			25			15			25	mA
V_{IH}	Input high voltage	2075			2420			2075			2420	mV
V_{IL}	Input low voltage	1355			1675			1355			1675	mV
V_{IHCMR}	Input high voltage common mode range (Differential) ⁽³⁾	1.2			3.3			1.2			3.3	V
I_{IH}	Input high current	150			150			150			150	μA
I_{IL}	Input low current	-150			-150			-150			0.5	μA
	D											
	\bar{D}											

- (1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- (2) Input and output parameters vary 1:1 with V_{CC} . V_{CC} can vary $\pm 0.3\text{ V}$.
- (3) V_{IHCMR} min varies 1:1 with GND, V_{IHCMR} max varies 1:1 with V_{CC} . V_{IHCMR} is referenced to most positive side of differential signal

AC CHARACTERISTICS⁽¹⁾ ($V_{CC} = 3.0\text{ V to }3.6\text{ V}$; $GND = 0.0\text{ V}$)⁽²⁾ ⁽³⁾

PARAMETER		-40°C			25°C			85°C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
f_{MAX}	Max switching frequency ⁽⁴⁾ (Figure 1–Figure 3)	300			300			300			MHz
t_{PLH} / t_{PHL}	Propagation delay low to high; output at 1.5V	1.1	1.3	1.9	1.1	1.3	1.9	1.1	1.3	1.9	ns
T_{SK++}	Output to output skew++	110			110			110			ps
T_{SK-}	Output to output skew- -	110			110			110			ps
T_{SKPP}	Part to part skew ⁽⁵⁾	400			400			400			ps
t_{JITTER}	Random clock jitter (RMS) ⁽⁶⁾	10			10			10			ps
V_{PP}	Input voltage swing ⁽⁷⁾	150	1200		150	1200		150	1200		mV
t_r/t_f	Output rise/fall times (0.8 V – 2.0 V)	250	560	800	250	580	800	250	600	800	ps

- (1) Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- (2) Input parameters vary 1:1 with V_{CC} . V_{CC} can vary $\pm 0.3\text{ V}$.
- (3) TTL output $R_L = 500\ \Omega$ to GND and $C_L = 20\text{ pF}$ to GND see Figure 4.
- (4) F_{max} assures for functionality only; V_{OL} and V_{OH} levels are assured at DC only
- (5) Skews are measured between outputs under identical conditions.
- (6) Measured with $V_{ID} = 1.5\text{ V}_{PP}$ at $V_{CM} = 2.0\text{ V}$ and 1.2 V
- (7) 200 mV input assured full logic swing at the output.




Figure 1. Maximum Switching Frequency $V_{CC} = 3.0\text{ V}$




Figure 2. Maximum Switching Frequency $V_{CC} = 3.3\text{ V}$




Figure 3. Maximum Switching Frequency $V_{CC} = 3.6\text{ V}$

Typical Output Loading Used for Device Evaluation




Figure 4. TTL Output Loading Used for Device Evaluation




Figure 5. Output Rise and Fall Times




Figure 6. Output Propagation Delay




Figure 7. Input Voltage Swing

REVISION HISTORY

Changes from Original (November 2009) to Revision A	Page
• Deleted last row from the Pin Description Table (EP)	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65EPT23D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	EPT23	Samples
SN65EPT23DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	SSTI	Samples
SN65EPT23DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	SSTI	Samples
SN65EPT23DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	EPT23	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65EPT23DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65EPT23DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65EPT23DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
SN65EPT23DR	SOIC	D	8	2500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com