www.ti.com SLLS902 – FEBRUARY 2010

4-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

Check for Samples: SN65MLVD040

FEATURES


- Low-Voltage Differential 30-Ω to 55-Ω Line Drivers and Receivers for Signaling Rates⁽¹⁾ Up to 250 Mbps; Clock Frequencies Up to 125 MHz
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Driver Disabled or V_{CC} ≤ 1.5 V
- Independent Enables for each Driver and Receiver
- Enhanced ESD Protection: 7 kV HBM on all Pins
- 48 pin 7 X 7 QFN (RGZ)
- M-LVDS Bus Power Up/Down Glitch Free

APPLICATIONS

 Parallel Multipoint Data and Clock Transmission Via Backplanes and Cables

SN65MLVD040

- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers⁽¹⁾



 The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

DESCRIPTION

The SN65MLVD040 provides four half-duplex transceivers for transmitting and receiving Multipoint-Low-Voltage Differential Signals in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. The driver outputs have been designed to support multipoint buses presenting loads as low as $30-\Omega$ and incorporates controlled transition times to allow for stubs off of the backplane transmission line.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. The xFSEN pins is used to select the Type-1 and Type-2 receiver for each of the channels. In addition, the driver rise and fall times are between 1 ns and 2 ns, complying with the M-LVDS standard to provide operation at 250 Mbps while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges. The M-LVDS standard allows for 32 nodes on the bus providing a high-speed replacement for RS-485 where lower common-mode can be tolerated or when higher signaling rates are needed.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION CONTINUED

The driver logic inputs and the receiver logic outputs are on separate pins rather than tied together as in some transceiver designs. The drivers have separate enables (DE) and so does the receivers (RE). This arrangement of separate logic inputs, logic outputs, and enable pins allows for a listen-while-talking operation. The devices are characterized for operation from –40°C to 85°C.

Pin Functions

	PIN	1/0	DECORPTION
NAME	NO.	I/O	DESCRIPTION
1D-4D	35, 32, 28, 25	I	Data inputs for drivers
1R-4R	36, 33, 29, 26	0	Data output for receivers
1A-4A	47, 3, 9, 13	Bus I/O	M-LVDS bus non-inverting input/output
1B–4B	48, 4, 10, 14	Bus I/O	M-LVDS bus inverting input/output
GND	6, 7, 18, 23, 27, 31, 34, 38, 43		Circuit ground. ALL GND pins must be connected to ground.
V _{CC}	2, 11, 15, 16, 24, 37, 45, 46		Supply voltage. ALL VCC pins must be connected to supply.
1RE-4RE	40, 42, 19, 21	I	Receiver enable, active low, enable individual receivers. When this pin is left floating, internally this pin will be pulled to logic HIGH.
1DE-4DE	1, 5, 8, 12	I	Driver enable, active high, individual enables the drivers. When this pin is left floating, internally this pin will be pulled to logic LOW.
1FSEN-4FSEN	39, 41, 20, 22	I	Failsafe enable pin. When this pin is left floating, internally this pin will be pulled to logic HIGH. This pin enables the Type 2 receiver for the respective channel. xFSEN = L \rightarrow Type 1 receiver inputs xFSEN = H \rightarrow Type 2 receiver inputs
PDN	30	I	Power Down pin. When this pin is left floating, internally this pin will be pulled to logic LOW. When PDN is HIGH, the device is powered up. When PDN is LOW, the device overrides all other control and powers down. All outputs are Hi-Z.
NC	17		Not Connected
NC	44		Not Connected. Internal TI Test pin. This pin must be left unconnected.
PowerPAD™	_		Connected to GND



www.ti.com SLLS902 – FEBRUARY 2010

PIN ASSIGNMENTS




Table 1. Device Function Tables

		RECEIVE	R				DRIVI	ΕR	
INP	UTS ⁽¹⁾			RECEIVER TYPE	OUTPUT ⁽¹⁾	INPU	JTS ⁽¹⁾	OUTP	UTS ⁽¹⁾
$V_{ID} = V_A - V_B$	PDN	FSEN	RE		R	D	DE	Α	В
V _{ID} > 35 mV	Н	L	L	Type 1	Н	L	Н	L	Н
-35 mV ≤ V _{ID} ≤ 35 mV	Н	L	L	Type 1	?	Н	Н	Н	L
V _{ID} < 35 mV	Н	L	L	Type 1	L	OPEN	Н	L	Н
						Х	OPEN	Z	Z
V _{ID} > 135 mV	Н	Н	L	Type 2	Н	Χ	L	Z	Z
65 mV ≤ V _{ID} ≤ 135 mV	Н	Н	L	Type 2	?				
V _{ID} < 65 mV	Н	Н	L	Type 2	L				
Open Circuit	Н	L	L	Type 1	?				
Open Circuit	Н	Н	L	Type 2	L				
X	Н	Х	Н	Х	Z				
X	Н	Х	OPEN	Х	Z				
X	L	Х	Х	Х	Z				

⁽¹⁾ H=high level, L=low level, Z=high impedance, X=Don't care, ?=indeterminate

ORDERING INFORMATION

PART NUMBER	RECEIVER TYPE	PACKAGE MARKING	PACKAGE/CARRIER
SN65MLVD040RGZR	Type 1, 2	MLVD040	48-Pin QFN/ Tape and Reeled
SN65MLVD040RGZT	Type 1, 2	MLVD040	48-Pin QFN/Small Tape and Reeled

Copyright © 2010, Texas Instruments Incorporated



TEXAS INSTRUMENTS

PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE $T_A = 25$ °C	T _A = 85°C POWER RATING
RGZ	Low-K ⁽²⁾	1298 mW	12.98 mW/°C	519 mW
RGZ	High-K ⁽³⁾	3448 mW	34.48 mW/°C	1379 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.
- 2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JB}$	Junction-to-board thermal resistance			9		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance			20		°C/W
$R_{\theta JP}$	Junction-to-pad thermal resistance			1.37		°C/W
P _D	Device power dissipation (See typical curves for additional information)	REat 0 V, DE at 0 V, C _L = 15 pF, V _{ID} = 400 mW, 125 MHz, All others open			382	mW

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

			SN65MLVD040
Supply voltage range (2), V _{CC}			-0.5 V to 4 V
land to the second	D, DE, RE, FSEN		-0.5 V to 4 V
Input voltage range	А, В		–1.8 V to 4 V
Output valtage name	R		–0.3 V to 4 V
Output voltage range	A, or B		–1.8 V to 4 V
Electronic Confort con	Human Body Model (3)	All pins	±7 kV
Electrostatic discharge	Charged-Device Model (4)	All pins	±1500 V
Storage temperature range			–65°C to 150°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-E. Bus pin stressed with respect to a common connection of GND and V_{CC}
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101-D.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	2		V _{CC}	V
V_{IL}	Low-level input voltage	GND		0.8	V
	Voltage at any bus terminal V _A or V _B	-1.4		3.8	V
V _{ID}	Magnitude of differential input voltage	0.05		V _{CC}	V
T _A	Operating free-air temperature	-40		85	°C
	Maximum junction temperature			140	°C

Submit Documentation Feedback



DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PAR	RAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Driver only Both disabled Supply		Driver only	$\overline{\text{RE}}$ and DE at V _{CC} , R _L = 50 Ω , 125MHz, All others open			76	
	RE at V _{CC} , DE at 0 V, R _L = No Load, 125MHz, All others open						
I _{CC}	current	Both enabled	$\overline{\text{RE}}$ at 0 V, DE at V _{CC} , R _L = 50 Ω , C _L = 15 pF, All others open, 125MHz, No external RX stimulus			165	mA
		Receiver only	$\overline{\text{RE}}$ at 0 V, DE at 0 V, C _L = 15 pF, V _{ID} = 400 mV, 125 MHz, All others open			100	
	Power down	PDN = L				5	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

DRIVER ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾ MAX	UNIT
V _{AB}	Differential output voltage magnitude (A, B)		480	650	mV
$\Delta V_{AB} $	Change in differential output voltage magnitude between logic states (A, B)	See Figure 2	-50	50	mV
V _{OS(SS)}	Steady-state common-mode output voltage (A, B)		0.7	1.1	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states (A, B)	See Figure 3	-50	50	mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage (A, B)			150	mV
V _{A(OC)}	Maximum steady-state open-circuit output voltage (A, B)	Coo Figure 7	0	2.4	V
$V_{B(OC)}$	Maximum steady-state open-circuit output voltage (A, B)	See Figure 7	0	2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output (A, B)	Can Figure 5		1.2 V _{SS}	V
V _{P(L)}	Voltage overshoot, high-to-low level output (A, B)	See Figure 5	-0.2 V _{SS}		V
I _{IH}	High-level input current (D, DE)	V _{IH} = 2 V to V _{CC}		10	μА
I _{IL}	Low-level input current (D, DE)	V _{IL} = GND to 0.8 V		10	μΑ
I _{OS}	Differential short-circuit output current magnitude (A, B)	See Figure 4		24	mA
C _I	Input capacitance (D, DE)	$V_I = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$	·	5	pF

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. All typical values are at 25°C and with a 3.3-V supply voltage.

HP4194A impedance analyzer (or equivalent)

TEXAS INSTRUMENTS

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V	Positive-going differential input	Type 1				35	mV
V _{IT+}	voltage threshold (A, B)	Type 2				135	IIIV
V	Negative-going differential input	Type 1	See Table 2 and	-35			mV
V _{IT} _	voltage threshold (A, B)		Table 3	65			IIIV
\/	Differential input voltage hysteresis,	Type 1			25		mV
V _{HYS}	$(V_{IT+} - V_{IT-})$ (A, B)	Type 2			0		IIIV
V_{OH}	High-level output voltage (R)		$I_{OH} = -8 \text{ mA}$	2.4			V
V_{OL}	Low-level output voltage (R)		$I_{OL} = 8 \text{ mA}$			0.4	٧
I _{IH}	High-level input current (RE)		$V_{IH} = 2 V \text{ to } V_{CC}$	-10			μА
I _{IL}	Low-level input current (RE)		V_{IL} = GND to 0.8 V	-10			μА
l _{OZ}	High-impedance output current (R)		$V_O = 0 \text{ V or } V_{CC}$	-10		15	μА

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST C	ONDITIO	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Receiver or transceiver	$V_A = 3.8 \text{ V}, \qquad V_B =$	1.2 V				32	
I _A	with driver disabled input current	$V_A = -1.4 \text{ V}, \qquad V_B =$	1.2 V		-32			μΑ
	Receiver or transceiver	$V_B = 3.8 \ V_A =$	1.2 V				32	
I _B	with driver disabled input current	$V_B = -1.4 V,$ $V_A =$	1.2 V		-32			μΑ
I _{AB}	Receiver or transceiver with driver disabled differential input current $(I_A - I_B)$	$V_A = V_B$, $1.4 \le$	V _A ≤ 3.8 \	V	-4		4	μΑ
	Receiver or transceiver	$V_A = 3.8 \text{ V}, \qquad V_B =$	1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V			32	٨
I _{A(OFF)}	power-off input current	$V_A = -1.4 \text{ V}, \qquad V_B = -1.4 \text{ V}$	1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-32			μΑ
	Receiver or transceiver	$V_B = 3.8 \text{ V}, \qquad V_A =$	1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V		32	^	
I _{B(OFF)}	power-off input current	$V_B = -1.4 \text{ V}, \qquad V_A =$	1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-32			μΑ
I _{AB(OFF)}	Receiver input or transceiver power-off differential input current (I _{A(off)} – I _{B(off)})	$V_A = V_B, 0 V \le V_{CC} \le 1.5 V, -$	1.4 ≤ V _A ≤	≤ 3.8 V	-4		4	μА
C _A	Transceiver with driver disabled input capacitance	V _A = 0.4 sin (30E6πt) + 0.5 V	(2),	V _B = 1.2 V		5		pF
СВ	Transceiver with driver disabled input capacitance	$V_B = 0.4 \sin (30E6\pi t) + 0.5 V$	(2),	V _A = 1.2 V		5		pF
C _{AB}	Transceiver with driver disabled differential input capacitance	$V_{AB} = 0.4 \sin (30E6\pi t)V^{(2)}$					3	pF
C _{A/B}	Transceiver with driver disabled input capacitance balance, (C _A /C _B)				0.99		1.01	

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾ HP4194A impedance analyzer (or equivalent)



DRIVER SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pLH}	Propagation delay time, low-to-high-level output		1.3	1.9	2.4	ns
t _{pHL}	Propagation delay time, high-to-low-level output		1.3	1.9	2.4	ns
t _r	Differential output signal rise time	See Figure 5	0.9		2	ns
t _f	Differential output signal fall time	Goo i iguio o	0.9		2.2	ns
t _{sk(o)}	Output skew				200	ps
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})				150	ps
t _{sk(pp)}	Part-to-part skew (2)				300	ps
t _{jit(per)}	Period jitter, rms (1 standard deviation) (3)	All channels switching, 125 MHz			2	ps
t _{jit(c-c)}	Cycle-to-cycle jitter, rms ⁽³⁾	clock input ⁽⁴⁾ , see Figure 8			9	ps
t _{jit(det)}	Deterministic jitter (3)	All channels switching, 250 Mbps			290	ps
t _{jit(r)}	Random jitter (3)	2 ¹⁵ –1 PRBS input ⁽⁴⁾ , see Figure 8			4	ps
t _{PZH}	Enable time, high-impedance-to-high-level output				7	ns
t _{PZL}	Enable time, high-impedance-to-low-level output	Con Figure C			7	ns
t _{PHZ}	Disable time, high-level-to-high-impedance output	See Figure 6			7	ns
t _{PLZ}	Disable time, low-level-to-high-impedance output				7	ns

 ⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.
 (2) t_{sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
 (3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 $t_r = t_f = 0.5 \text{ ns } (10\% \text{ to } 90\%)$

INSTRUMENTS

RECEIVER SWITCHING CHARACTERISTICS

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pLH}	Propagation delay time, low-	to-high-level output		2.5	4.5	6	ns
t _{pHL}	Propagation delay time, high		2.5	4.5	6	ns	
t _r	Output signal rise time			1.4		2.35	ns
t _f	Output signal fall time		C 15 pF See Figure 10	1.4		2.35	ns
t _{sk(o)}	Output skew		C _L = 15 pF, See Figure 10			350	ps
	Dulas alsour (lt	Type 1			35	210	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	Type 2			150	470	ps
t _{sk(pp)}	Part-to-part skew ⁽²⁾					800	ps
t _{jit(per)}	Period jitter, rms (1 standard	deviation) (3)	All channels switching, 125				ps
t _{jit(c-c)}	Cycle-to-cycle jitter, rms ⁽³⁾		MHz clock input ⁽⁴⁾ , See Figure 12			13	ps
	Deterministic jitter ⁽³⁾	Type 1				800	ps
t _{jit(det)}	Deterministic jitter (*)	Type 2	All channels switching, 250 Mbps 2 ¹⁵ –1 PRBS			945	ps
	Daniel 1 (3)	Type 1				9	ps
t _{jit(r)}	Random jitter ⁽³⁾	Type 2]			8	ps
t _{PZH}	Enable time, high-impedance	e-to-high-level output				15	ns
t _{PZL}	Enable time, high-impedance	e-to-low-level output	0 45 5 0 5 5 5 5			15	ns
t _{PHZ}	Disable time, high-level-to-hi	gh-impedance output	C _L = 15 pF, See Figure 11			10	ns
t _{PLZ}	Disable time, low-level-to-hig	h-impedance output				10	ns

All typical values are at 25°C and with a 3.3-V supply voltage. $t_{sk(pp)}$ is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

⁽⁴⁾ $t_r = t_f = 0.5 \text{ ns} (10\% \text{ to } 90\%)$



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 1 MHz, duty cycle = 50 ±5%.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of V_{OS(PP)} is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Figure 4. Driver Short-Circuit Test Circuit


TEXAS INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1 ns, frequency = 1 MHz, duty cycle = 50 ±5%.
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1 ns, frequency = 1 MHz, duty cycle = 50 ±5%.
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Maximum Steady State Output Voltage



- A. All input pulses are supplied by the Agilent 81250 Parallel BERT Stimulus System with plug-in E4832A.
- B. The cycle-to-cycle measurement is made on a TEK TDS6604 running TDSJIT3 application software.
- C. All other jitter measurements are made with an Agilent Infiniium DCA-J 86100C Digital Communications Analyzer.
- D. Period jitter and cycle-to-cycle jitter are measured using a 125 MHz 50 ±1% duty cycle clock input. Measured over 75K samples.
- E. Deterministic jitter and random jitter are measured using a 250 Mbps 2¹⁵–1 PRBS input. Measured over BER = 10⁻¹²

Figure 8. Driver Jitter Measurement Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 9. Receiver Voltage and Current Definitions

Table 2. Type-1 Receiver Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT ⁽¹⁾
V _{IA}	V _{IB}	V_{ID}	V _{IC}	OUIPUI
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.365	0.035	3.3825	Н
3.365	3.400	-0.035	3.3825	L
-0.965	-1	0.035	-0.9825	Н
-1	-0.965	-0.035	-0.9825	L


(1) H= high level, L = low level, output state assumes receiver is enabled ($\overline{RE} = L$)

Table 3. Type-2 Receiver Input Threshold Test Voltages

APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT ⁽¹⁾
V _{IA}	V _{IB}	V_{ID}	V _{IC}	OUIPUI
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.265	0.135	3.3325	Н
3.4000	3.335	0.065	3.3675	L
-0.865	-1	0.135	-0.9325	Н
-0.935	-1	0.065	-0.9675	L

(1) H= high level, L = low level, output state assumes receiver is enabled ($\overline{RE} = L$)






- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = 50 ±5%. C_L is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms






- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
- B. R_L is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
- C. C_L is the instrumentation and fixture capacitance within 2 cm of the DUT and $\pm 20\%$. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms



www.ti.com SLLS902 – FEBRUARY 2010




- A. All input pulses are supplied by the Agilent 81250 Parallel BERT Stimulus System with plug-in E4832A.
- B. The cycle-to-cycle measurement is made on a TEK TDS6604 running TDSJIT3 application software.
- C. All other jitter measurements are made with an Agilent Infiniium DCA-J 86100C Digital Communications Analyzer.
- D. Period jitter and cycle-to-cycle jitter are measured using a 125 MHz 50 ±1% duty cycle clock input. Measured over 75K samples.
- E. Deterministic jitter and random jitter are measured using a 250 Mbps 2^{15} –1 PRBS input. Measured over BER = 10^{-12}


Figure 12. Receiver Jitter Measurement Waveforms

SLLS902 – FEBRUARY 2010 www.ti.com





EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





TYPICAL CHARACTERISTICS






SUPPLY CURRENT


Submit Documentation Feedback



TYPICAL CHARACTERISTICS (continued)



DIFFERENTIAL OUTPUT VOLTAGE vs OUTPUT RESISTANCE



DIFFERENTIAL OUTPUT VOLTAGE

TRACE LENGTH




Figure 17.

DRIVER PROPAGATION DELAY vs FREE-AIR TEMPERATURE




Figure 18.

Receiver Type-1 - Propagation Delay - ns

www.ti.com

TYPICAL CHARACTERISTICS (continued)

RECEIVER TYPE-1 PROPAGATION DELAY




Figure 19.


25

T_A - Free-Air Temperature - °C


C_L = 15 pF, V_{ID} = 400 mV, V_{IC} = 1 V

85

DRIVER TRANSITION TIME



RECEIVER TYPE-2 PROPAGATION DELAY vs FREE-AIR TEMPERATURE



TYPE-1 RECEIVER TRANSITION TIME vs FREE-AIR TEMPERATURE




Figure 22.



TYPICAL CHARACTERISTICS (continued)

TYPE-2 RECEIVER TRANSITION TIME

vs FREE-AIR TEMPERATURE






Figure 23.

ADDED RECEIVER TYPE-1 PERIOD JITTER vs FREQUENCY



ADDED RECEIVER TYPE-2 PERIOD JITTER

vs FREQUENCY



ADDED DRIVER PERIOD JITTER

vs FREQUENCY





Figure 26.




TYPICAL CHARACTERISTICS (continued)


ADDED RECEIVER TYPE-1 CYCLE-TO-CYCLE JITTER vs



ADDED RECEIVER TYPE-2 CYCLE-TO-CYCLE JITTER vs FREQUENCY



ADDED DRIVER CYCLE-TO-CYCLE JITTER vs



ADDED RECEIVER TYPE-1 DETERMINISTIC JITTER vs DATA RATE





Figure 30.



TYPICAL CHARACTERISTICS (continued)

ADDED RECEIVER TYPE-2 DETERMINISTIC JITTER VS **DATA RATE**



DRIVER OUTPUT EYE PATTERN 250 Mbps, 2¹⁵-1 PRBS, V_{CC} = 3.3 V




Figure 31.


RECEIVER OUTPUT EYE PATTERN 250 Mbps, 2^{15} –1 PRBS, V_{CC} = 3.3 V

 $|V_{ID}| = 400 \text{ mV}_{PP}, V_{IC} = 1 \text{ V}$



RECEIVER OUTPUT EYE PATTERN 250 Mbps, 2^{15} –1 PRBS, V_{CC} = 3.3 V $|V_{ID}| = 800 \text{ mV}_{PP}, V_{IC} = 1 \text{ V}$

Figure 32.






Figure 33.

Figure 34.

Copyright © 2010, Texas Instruments Incorporated

SLLS902-FEBRUARY 2010 www.ti.com



APPLICATION INFORMATION

Source Synchronous System Clock (SSSC)

There are two approaches to transmit data in a synchronous system: centralized synchronous system clock (CSSC) and source synchronous system clock (SSSC). CSSC systems synchronize data transmission between different modules using a clock signal from a centralized source. The key requirement for a CSSC system is for data transmission and reception to complete during a single clock cycle. The maximum operating frequency is the inverse of the shortest clock cycle for which valid data transmission and reception can be ensured. SSSC systems achieve higher operating frequencies by sending clock and data signals together to eliminate the flight time on the transmission media, backplane, or cables. In SSSC systems, the maximum operating frequency is limited by the cumulated skews that can exist between clock and data. The absolute flight time of data on the backplane does not provide a limitation on the operating frequency as it does with CSSC.

The SN65MLVD082 can be designed for interfacing the data and clock to support source synchronous system clock (SSSC) operation. It is specified for transmitting data up to 250 Mbps and clock frequencies up to 125 MHz. Figure 35 shows an example of a SSSC architecture supported by M-LVDS transceivers. The SN65MLVD206, a single channel transceiver, transmits the main system clock between modules. A retiming unit is then applied to the main system clock to generate a local clock for subsystem synchronization processing. System operating data (or control) and subsystem clock signals are generated from the data processing unit, such as a microprocessor, FPGA, or ASIC, on module 1, and sent to slave modules through the SN65MLVD082. Such design configurations are common while transmitting parallel control data over the backplane with a higher SSSC subsystem clock frequency. The subsystem clock frequency is aligned with the operating frequencies of the data processing unit to synchronize data transmission between different units.




Figure 35. Using Differential M-LVDS to Perform Source Synchronous System Clock Distribution

22

www.ti.com SLLS902 – FEBRUARY 2010

The maximum SSSC frequencies in a transparent mode can be calculated with Equation 1:

$$f_{\text{max}(c|k)} < 1/[t_{\text{sk(o)Source}} + t_{\text{sk(pp)DRVR}} + t_{\text{sk(flight)BP}} + t_{\text{sk(pp)RCVR}}$$
(1)

Setup time and hold time on the receiver side are decided by the data processing unit, FPGA, or ASIC in this example. By considering data passes through the transceiver only, the general calculation result is 238 MHz when using the following data:

t_{sk(o)Source} = 2 ns - Output skew of data processing unit; any skew between data bits, or clock and data bits

 $t_{sk(pp)DRVR} = 0.6 \text{ ns} - \text{Driver part-to-part skew of the SN65MLVD040}$

 $t_{sk(flight)BP} = 0.4 \text{ ns} - \text{Skew of propagation delay on the backplane between data and clock}$

 $t_{sk(pp)RCVR} = 1$ ns – Receiver part-to-part skew of the SN65MLVD040

The 238-MHz maximum operating speed calculated above was determined based on data and clock skews only. Another important consideration when calculating the maximum operating speed is output transition time. Transition-time-limited operating speed is calculated from Equation 2:

$$f = 45\% \times \frac{1}{2 \times t_{transition}}$$
 (2)

Using the typical transition time of the SN65MLVD040 of 1.4 ns, a transition-time-limited operating frequency of 170 MHz can be supported.

In addition to the high operating frequencies of SSSC that can be ensured, the SN65MLVD040 presents other benefits as other M-LVDS bus transceivers can provide:

- Robust system operation due to common mode noise cancellation using a low voltage differential receiver
- Low EMI radiation noise due to differential signaling improves signal integrity through the backplane
- A singly terminated transmission line is easy to design and implement
- Low power consumption in both active and idle modes minimizes thermal concerns on each module

In dense backplane design, these benefits are important for improving the performance of the whole system.

SLLS902-FEBRUARY 2010 www.ti.com

INSTRUMENTS

LIVE INSERTION/GLITCH-FREE POWER UP/DOWN

The SN65MLVD040 family of products offered by Texas Instruments provides a glitch-free powerup/down feature that prevents the M-LVDS outputs of the device from turning on during a powerup or powerdown event. This is especially important in live insertion applications, when a device is physically connected to an M-LVDS multipoint bus and V_{CC} is ramping.

While the M-LVDS interface for these devices is glitch free on powerup/down, the receiver output structure is not. Figure 36 shows the performance of the receiver output pin, R (CHANNEL 2), as V_{CC} (CHANNEL 1) is ramped.




Figure 36. M-LVDS Receiver Output: V_{CC} (CHANNEL 1), R Pin (CHANNEL 2)

The glitch on the R pin is independent of the RE voltage. Any complications or issues from this glitch are resolved in power sequencing or system requirements that suspend operation until V_{CC} has reached a steady state value.

24



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

	Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
		(1)		Drawing		Qty	(2)		(3)		(4)	
	SN65MLVD040RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MLVD040	Samples
							& no Sb/Br)					
	SN65MLVD040RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MLVD040	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD040RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
SN65MLVD040RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 12-Jan-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65MLVD040RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
SN65MLVD040RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206354-3/Z 03/15

NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity