SN54AHCT123A, SN74AHCT123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SCLS420G - JUNE 1998 - REVISED APRIL 2003


- Inputs Are TTL-Voltage Compatible
- Schmitt-Trigger Circuitry On A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses
- Overriding Clear Terminates Output Pulse
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and $R_{\text{ext}}/C_{\text{ext}}$ (positive) and an external resistor connected between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . The output pulse duration also can be reduced by taking $\overline{\text{CLR}}$ low.

SN54AHCT123A . . . J OR W PACKAGE SN74AHCT123A . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT123A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHCT123AN	SN74AHCT123AN
	SOIC - D	Tube	SN74AHCT123AD	AHCT123A
–40°C to 85°C	30IC = D	Tape and reel	SN74AHCT123ADR	AUCTIZSA
-40 C to 65 C	SSOP – DB	Tape and reel	SN74AHCT123ADBR	HB123A
	TSSOP – PW	Tape and reel	SN74AHCT123APWR	HB123A
	TVSOP - DGV	Tape and reel	SN74AHCT123ADGVR	HB123A
	CDIP – J	Tube	SNJ54AHCT123AJ	SNJ54AHCT123AJ
	CFP – W	Tube	SNJ54AHCT123AW	SNJ54AHCT123AW
	LCCC – FK	Tube	SNJ54AHCT123AFK	SNJ54AHCT123AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54AHCT123A, SN74AHCT123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SCLS420G - JUNE 1998 - REVISED APRIL 2003

description/ordering information(continued)

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The \overline{A} , B, and \overline{CLR} inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking \overline{CLR} low. \overline{CLR} input can be used to override \overline{A} or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The variance in output pulse duration from device to device typically is less than $\pm 0.5\%$ for given external timing components. An example of this distribution for the 'AHCT123A is shown in Figure 10. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 6.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.


For additional application information on multivibrators, see the application report, *Designing With the SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

FUNCTION TABLE (each multivibrator)

ı	NPUTS	i	OUTI	PUTS
CLR	Ā	В	q	Ø
L	Χ	Х	L	Н
Х	Н	X	∟†	H [†]
X	Χ	L	L†	H [†]
Н	L	\uparrow	Л	Т
Н	\downarrow	Н	Л	П
\uparrow	L	Н	Л	T


[†]These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

logic diagram, each multivibrator (positive logic)





input/output timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range, V _I (see Note 2)	–0.5 V to 7 V
Output voltage range, VO (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
DB package	82°C/W
DGV package	120°C/W
N package	67°C/W
PW package	108°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to the network ground terminal.

- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54AHCT123A, SN74AHCT123A **DUAL RETRIGGÉRABLE MONOSTABLE MULTIVIBRATORS**

SCLS420G - JUNE 1998 - REVISED APRIL 2003

recommended operating conditions (see Note 4)

		SN54AHC	T123A	SN74AH0	T123A	UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	5.5	0	5.5	V
٧o	Output voltage	0	Vcc	0	Vcc	V
ЮН	High-level output current		-8		-8	mA
loL	Low-level output current		8		8	mA
R _{ext}	External timing resistance	1k		1k		Ω
Δt/ΔV _{CC}	Power-up ramp rate	1		1		ms/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

 $NOTE~4:~~Unused~R_{ext}/C_{ext}~terminals~should~be~left~unconnected.~All~remaining~unused~inputs~of~the~device~must~be~held~at~V_{CC}~or~GND~to~ensure~device~de$ proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	RAMETER	TEST CONDITIONS	Vaa	T,	4 = 25°0	:	SN54AHC	T123A	SN74AHC	T123A	UNIT
FA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH		I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		٧
VOH		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
VOL		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL		$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.5		0.44	V
	R _{ext} /C _{ext} †	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	
lį	A, B, and CLR	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
ICC	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
ICC	Active state (per circuit)	$V_I = V_{CC}$ or GND, $R_{ext}/C_{ext} = 0.5 V_{CC}$	5.5 V		560	750		975		975	μΑ
Δlcc	One input at 3.4 V, Other inputs at V _{CC} or GND		5.5 V			1.35		1.5		1.5	mA
Ci		$V_I = V_{CC}$ or GND	5 V		1.9	10				10	pF

 $[\]star$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, $V_{\mbox{CC}}$ = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			TEST CONDITIONS	T,	չ = 25°C	;	SN54AHC	T123A	SN74AHC	T123A	UNIT
			TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse	CLR		5			5		5		ns
t _W	duration	A or B trigger		5			5		5		115
·	Dulaa sats	:	$R_{ext} = 1 k\Omega$, $C_{ext} = 100 pF$	8	60		§		§		ns
trr	Pulse retr	igger time	$R_{ext} = 1 \text{ k}\Omega, C_{ext} = 0.01 \mu\text{F}$	§	1.5		§		§		μs

[§] See retriggering data in the application information section.



[†] This test is performed with the terminal in the off-state condition.

 $^{^{\}ddagger}$ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V $_{
m CC}$.

SN54AHCT123A, SN74AHCT123A **DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS**

SCLS420G - JUNE 1998 - REVISED APRIL 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


	FROM	то	TEST	T,	λ = 25°C	;	SN54AHC	T123A	SN74AHC	T123A	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH		0 0	C: -15 pE		5.3*	10*	1*	13*	1	11	ns
tPHL	A or B	Q or Q	C _L = 15 pF		5.3*	10*	1*	13*	1	11	ns
t _{PLH}	CLR	0 0	C _L = 15 pF		7.7*	12*	1*	15*	1	13	ns
tPHL	CLR	Q or Q	CL = 15 pr		7.7*	12*	1*	15*	1	13	115
t _{PLH}	<u> </u>	0 0	C: -15 pE		8*	13*	1*	16*	1	14	ns
tPHL	CLR trigger	Q or Q	C _L = 15 pF		8*	13*	1*	16*	1	14	115
tPLH		0	C: - 50 pE		6.8	11	1	14	1	12	20
tPHL	A or B	Q or Q	C _L = 50 pF		6.8	11	1	14	1	12	ns
t _{PLH}			C: - 50 pF		9.2	13	1	16	1	14	no
t _{PHL}	CLR	Q or Q	$C_L = 50 \text{ pF}$		9.2	13	1	16	1	14	ns
t _{PLH}	<u> </u>	0	C: - 50 pF		9.5	14	1	17	1	15	ns
t _{PHL}	CLR trigger	Q or Q	C _L = 50 pF		9.5	14	1	17	1	15	115
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		133	200		240		240	ns
_{tw} †		Q or \overline{Q}	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			C_L = 50 pF, C_{ext} = 0.1 μ F, R_{ext} = 10 k Ω	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
Δt _W ‡					±1						%

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	29	pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.
† t_W = Pulse duration at Q and \overline{Q} outputs
‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: $Z_0 = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SCLS420G - JUNE 1998 - REVISED APRIL 2003

APPLICATION INFORMATION

caution in use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and C_{ext} and R_{ext}/C_{ext} terminals as short as possible.

power-down considerations

Large values of C_{ext} may cause problems when powering down the 'AHCT123A devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC} \times C_{ext}/30$ mA. For example, if $V_{CC} = 5$ V and $V_{CC} = 15$ PF, the V_{CC} supply must turn off no faster than $V_{CC} = 15$ V and $V_{CC} = 15$ V and $V_{CC} = 15$ PF, the $V_{CC} = 15$ PF, the V

output pulse duration

The output pulse duration, t_W , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

$$t_w = K \times R_T \times C_T$$
 if C_T is \geq 1000 pF, K = 1.0 or if C_T is $<$ 1000 pF, K can be determined from Figure 5

where:

t_w = pulse duration in ns

 R_T = external timing resistance in $k\Omega$

C_T = external capacitance in pF

K = multiplier factor

Equation 1 and Figure 3 can be used to determine values for pulse duration, external resistance, and external capacitance.

SCLS420G - JUNE 1998 - REVISED APRIL 2003

APPLICATION INFORMATION

retriggering data

The minimum input retriggering time (t_{MIR}) is the minimum time required after the initial signal before retriggering the input. After t_{MIR} , the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals should be t_{MIR} apart, where $t_{MIR} = 0.30 \times t_{w}$. The retrigger pulse duration is calculated as shown in Figure 3.





Figure 3. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output (see Figure 4).



 $t_{\mbox{MRT}}$ = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output $t_{\mbox{MRT}}$ = 15 ns

Figure 4. Input/Output Requirements



APPLICATION INFORMATION[†]




Figure 5. Output Pulse Duration vs External Timing Capacitance






Figure 6. Variations in Output Pulse Duration vs Temperature


[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




APPLICATION INFORMATION[†]









[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.







25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9861601Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9861601Q2A SNJ54AHCT 123AFK	Samples
5962-9861601QEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9861601QE A SNJ54AHCT123AJ	Samples
5962-9861601QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9861601QF A SNJ54AHCT123AW	Samples
SN74AHCT123AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT123A	Samples
SN74AHCT123ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB123A	Samples
SN74AHCT123ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB123A	Samples
SN74AHCT123ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT123A	Samples
SN74AHCT123AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT123AN	Samples
SN74AHCT123ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT123AN	Samples
SN74AHCT123APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB123A	Samples
SN74AHCT123APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB123A	Samples
SNJ54AHCT123AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9861601Q2A SNJ54AHCT 123AFK	Samples
SNJ54AHCT123AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9861601QE A SNJ54AHCT123AJ	Samples
SNJ54AHCT123AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9861601QF A	Samples



PACKAGE OPTION ADDENDUM

25-Oct-2016

	Orderable Device	Status	Package Type Pa	_		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
		(1)	Dı	rawing	Qty	(2)	(6)	(3)		(4/5)	
Ī										SNJ54AHCT123AW	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT123A, SN74AHCT123A:



PACKAGE OPTION ADDENDUM

25-Oct-2016

● Catalog: SN74AHCT123A

• Military: SN54AHCT123A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT123ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHCT123ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT123ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT123APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 III GIITOTOGI GI GI TIGITIMGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT123ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74AHCT123ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74AHCT123ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74AHCT123APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity