48 20E

47 **∏** 1A1

46 1A2

45 GND

44 1 1A3

43 1 1A4 42 V<sub>CC</sub>

41 🛮 2A1

40 T 2A2

39 GND

38 2A3

37 **∏** 2A4

36 3A1

35 N 3A2

34 GND

33 3A3

32 II 3A4

31 V<sub>CC</sub>

30 **4**A1

29**∏** 4A2

28 GND

27 4A3

26 4A4

25 3OE

DGG OR DGV PACKAGE

(TOP VIEW)

10E

1Y1 2

1Y2 3

GND 4

1Y3 🛮 5

1Y4 **6** 

V<sub>CC</sub> ∐ 7

2Y1 8

2Y2 🛮 9

GND 10

2Y4 II 12

3Y1 13

3Y2 **∏** 14

GND [] 15

3Y3 **1** 16

V<sub>CC</sub> 4 18

4Y1 [ 19

4Y2 **∏** 20

GND 21

4Y3 22

4Y4 **1**23

3Y4 ∏ 17

11

2Y3

# Member of the Texas Instruments Widebus™ Family

- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 1.8 ns at 1.8 V
- Low Power Consumption, 20-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKA	<sub>GE</sub> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUCH16244DGGR	AUCH16244
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AUCH16244DGVR	MJ244
	VFBGA – GQL	Tape and reel	SN74AUCH16244GQLR	MJ244

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright @ 2002, Texas Instruments Incorporated


SCES391E - MARCH 2002 - REVISED DECEMBER 2002

## description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### GQL PACKAGE (TOP VIEW)



#### terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>OE</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	Vcc	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	Vcc	Vcc	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4OE	NC	NC	NC	NC	3OE


NC - No internal connection

# FUNCTION TABLE (each 4-bit buffer)

INP	UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z



## logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance o	r power-off state, V <sub>O</sub>
(see Note 1)	0.5 V to 3.6 V
Output voltage range, V <sub>O</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	ge 70°C/W
DGV packag	le 58°C/W
GQL packag	e 42°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

## recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
Vcc	Supply voltage		0.8	2.7	V	
		V <sub>CC</sub> = 0.8 V	Vcc			
VIН	High-level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		V <sub>CC</sub> = 0.8 V		0		
VIL	Low-level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
٧ı	Input voltage		0	3.6	V	
٧o	Output voltage		0	Vcc	V	
		V <sub>CC</sub> = 0.8 V		-0.7		
		V <sub>CC</sub> = 1.1 V		-3		
IOH	High-level output current	V <sub>CC</sub> = 1.4 V		<b>–</b> 5	mA	
		V <sub>CC</sub> = 1.65 V		-8		
		V <sub>CC</sub> = 2.3 V		-9		
		V <sub>CC</sub> = 0.8 V		0.7		
		V <sub>CC</sub> = 1.1 V		3		
loL	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA	
		V <sub>CC</sub> = 1.65 V		8		
		V <sub>CC</sub> = 2.3 V		9		
		V <sub>CC</sub> = 0.8 V		20		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.3 V		15	ns/V	
	$V_{CC} = 1.6 \text{ V}, 1.95 \text{ V}, \text{ and } 2$			10		
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
	$I_{OH} = -100  \mu A$	0.8 V to 2.7	V V <sub>CC</sub> -(	0.1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55			
Vari	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			V	
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V	
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8				
	$I_{OL} = 100 \mu\text{A}$	0.8 V to 2.7	′ V		0.2		
	$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25			
l va	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	V	
VOL	I <sub>OL</sub> = 5 mA	1.4 V			0.4	V	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45		
	$I_{OL} = 9 \text{ mA}$	2.3 V			0.6		
I <sub>I</sub> A or OE inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 \	′		±5	μΑ	
_	V <sub>I</sub> = 0.35 V	1.1 V	10				
l. <sub>+</sub>	V <sub>I</sub> = 0.47 V	1.4 V	15				
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.57 V	1.65 V	20			μΑ	
	V <sub>I</sub> = 0.7 V	2.3 V	40				
	V <sub>I</sub> = 0.8 V	1.1 V	-10				
8	V <sub>I</sub> = 0.9 V	1.4 V	-15			4	
I <sub>BHH</sub> §	V <sub>I</sub> = 1.07 V	1.65 V	-20			μΑ	
	V <sub>I</sub> = 1.7 V	2.3 V	-40				
		1.3 V	75				
•	V 045 V	1.6 V	125			4	
<sup>I</sup> BHLO <sup>¶</sup>	$V_I = 0$ to $V_{CC}$	1.95 V	175			μΑ	
		2.7 V	275				
		1.3 V	-75				
	V 045 V	1.6 V	-125				
<sup>I</sup> BHHO <sup>#</sup>	VI = 0 to $VCC$	1.95 V	-175			μΑ	
		2.7 V	-275				
l <sub>off</sub>	$V_I$ or $V_O = 2.7 \text{ V}$	0			±10	μΑ	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μА	
<sup>1</sup> CC	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7	' V		20	μΑ	
Ci	$V_I = V_{CC}$ or GND	2.5 V		3	4.5	pF	
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V		4	7	pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

 $<sup>\</sup>P$  An external driver must source at least  $I_{\mbox{\footnotesize{BHLO}}}$  to switch this node from low to high.

 $<sup>^{\#}</sup>$  An external driver must sink at least IBHHO to switch this node from high to low.

## SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> =	: 1.2 V .1 V	V <sub>CC</sub> =	= 1.5 V .1 V	_	C = 1.8 0.15 V		V <sub>CC</sub> =		UNIT
L		(INT OT)	(0011 01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
	<sup>t</sup> pd	А	Υ	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
	t <sub>en</sub>	ŌĒ	Υ	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
Γ	<sup>t</sup> dis	ŌĒ	Υ	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

## operating characteristics, T<sub>A</sub> = 25°C

	DADAMETE	PARAMETER		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
	PARAMETER		CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
C <sub>pd</sub>	Power	Outputs enabled	f = 10 MHz	21	22	23	25	30	pF
Ора	dissipation capacitance	Outputs disabled	1 = 10 WHZ	1	1	1	1	1	рг




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND

VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	<b>2 k</b> Ω	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	<b>500</b> Ω	0.15 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGE OPTION ADDENDUM

24-Apr-2015

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUCH16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUCH16244	Samples
SN74AUCH16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MJ244	Samples
SN74AUCH16244GQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		
SN74AUCH16244ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	MJ244	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

24-Apr-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 13-Nov-2012


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AUCH16244ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 13-Nov-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AUCH16244ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6

## ZQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity