

SCLS456C - FEBRUARY 2001 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 10.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down-Mode Operation
- Synchronous Load

SN54LV166A . . . J OR W PACKAGE SN74LV166A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



NC - No internal connection

#### description/ordering information

The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V V<sub>CC</sub> operation.

#### ORDERING INFORMATION

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	COIC D	Tube of 40	SN74LV166AD	1)/4004
	SOIC - D	Reel of 2500	SN74LV166ADR	LV166A
	SOP - NS	Reel of 2000	SN74LV166ANSR	74LV166A
4000 / 0500	SSOP – DB	Reel of 2000	SN74LV166ADBR	LV166A
–40°C to 85°C		Tube of 90	SN74LV166APW	
	TSSOP – PW	Reel of 2000	SN74LV166APWR	LV166A
		Reel of 250	SN74LV166APWT	
	TVSOP - DGV	Reel of 2000	SN74LV166ADGVR	LV166A
	CDIP – J	Tube of 25	SNJ54LV166AJ	SNJ54LV166AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV166AW	SNJ54LV166AW
	LCCC – FK	Tube of 55	SNJ54LV166AFK	SNJ54LV166AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS456C - FEBRUARY 2001 - REVISED APRIL 2005

#### description/ordering information (continued)


The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.


#### **FUNCTION TABLE**

		INIT	LITC			C	UTPUT	S
		INF	PUTS			INTE		
CLR	SH/LD	CLK INH	CLK	SER	PARALLEL AH	QA	QB	QH
L	Х	Χ	Χ	Χ	X	L	L	L
Н	Χ	L	L	Χ	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>
Н	L	L	$\uparrow$	Χ	ah	а	b	h
Н	Н	L	$\uparrow$	Н	Χ	Н	$Q_{An}$	$Q_{Gn}$
Н	Н	L	$\uparrow$	L	Χ	L	$Q_{An}$	Q <sub>Gn</sub>
Н	X	Н	$\uparrow$	Χ	Χ	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>

### logic diagram (positive logic)



#### typical clear, shift, load, inhibit, and shift sequence



### SN54LV166A, SN74LV166A 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456C - FEBRUARY 2001 - REVISED APRIL 2005

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Output voltage range applied in high or low sta	te, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Voltage range applied to any output in the power	er-off state, VO (see Note 1)	–0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–20 mA
Output clamp current, IOK (VO < 0)		–50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



#### recommended operating conditions (see Note 4)

			SN54L	_V166A	SN74L	V166A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V	High level inner college	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
V.	Low lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	3	-50		-50	μΑ
	High level output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	Q.	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
1	Lavelaval autaut aumant	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lol	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
$T_A$	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TEST SOURIEIGUS		SN54	4LV166A		SN74	LV166A	1	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
.,	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			.,
Voн	$I_{OH} = -6 \text{ mA}$	3 V	2.48	_		2.48			V
	I <sub>OH</sub> = −12 mA	4.5 V	3.8	F	,	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		F	0.1			0.1	
V	I <sub>OL</sub> = 2 mA	2.3 V		Q	0.4			0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V		5	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	9	,	0.55			0.55	
Ц	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	N. C.		±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.6			1.6		pF

### SN54LV166A, SN74LV166A 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456C - FEBRUARY 2001 - REVISED APRIL 2005

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 1	25°C	SN54L	/166A	SN74L\	/166A	LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas dimeter	CLR low	8		9		9		
t <sub>W</sub>	Pulse duration	CLK high or low	8.5		9	Z	9		ns
		CLK INH before CLK↑	7		7	N.	7		
		Data before CLK↑	6.5		8.5	07	8.5		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	7		8.5		8.5		ns
		SER before CLK↑	8.5		9.5		9.5		
		CLR <sup>↑</sup> inactive before CLK <sup>↑</sup>	6		27		7		
th	Hold time	Data after CLK↑	-0.5		0		0		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C SN54LV166A		V166A	SN74LV166A		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dules direction	CLR low	6		7		7		
t <sub>w</sub>	Pulse duration	CLK high or low	6		7	Z.	7		ns
		CLK INH before CLK↑	5		5	N.	5		
		Data before CLK↑	5		6	97	6		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	5		6		6		ns
		SER before CLK↑	5		6		6		
		CLR↑ inactive before CLK↑	4		0 4		4		
th	Hold time	Data after CLK↑	0		0		0		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

				25°C	SN54L\	/166A	SN74L	/166A	TIME
			MIN	MAX	MIN	MAX	MIN4	MAX	UNIT
_	Dulas direction	CLR low	5		5		5		
t <sub>W</sub>	Pulse duration	CLK high or low	4		4	, k	4		ns
		CLK INH before CLK↑	3.5		3.5	N.	3.5		
		Data before CLK↑	4.5		4.5	92	4.5		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	4		4		4		ns
		SER before CLK↑	4		4		4		
		CLR↑ inactive before CLK↑	3.5		3.5		3.5		
t <sub>h</sub>	Hold time	Data after CLK↑	1		1		1		ns

SCLS456C - FEBRUARY 2001 - REVISED APRIL 2005

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV166A		SN74LV166A		LINIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	50*	105*		45*	1/5	45		N 41 1-
<sup>T</sup> max			C <sub>L</sub> = 50 pF	40	80		35	PE	35		MHz
t <sub>PHL</sub>	CLR		0 455		8.8*	16*	1*	18*	1	18	
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		9.2*	19.8*	250	22*	1	22	ns
tPHL	CLR	0	C <sub>I</sub> = 50 pF		11.3	19.5	0 <sub>0</sub> 1	22	1	22	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	OL = 50 pr		11.8	23.3	1	26	1	26	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV166A		SN74L\	/166A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			C <sub>L</sub> = 15 pF	65*	150*		55*	76	55		NAL I—
<sup>T</sup> max			C <sub>L</sub> = 50 pF	60	120		50	3/4	50		MHz
t <sub>PHL</sub>	CLR		0 45 -5		6.3*	12.5*	1*	15*	1	15	
<sup>t</sup> pd	CLK	Q <sub>H</sub>	$C_L = 15 pF$		6.6*	15.4*	25	18*	1	18	ns
<sup>t</sup> PHL	CLR	0	C <sub>I</sub> = 50 pF		7.9	16.3	01	18.5	1	18.5	20
<sup>t</sup> pd	CLK	QH	OL = 50 pr		8.3	18.9	1	21.5	1	21.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


DADAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV166A		SN74LV	/166A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			C <sub>L</sub> = 15 pF	110*	205*		90*	1/4	90		NAL I-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	95	160		85	7/5/	85		MHz
t <sub>PHL</sub>	CLR		0 45 = 5		4.6*	8.6*	1*,	10*	1	10	
<sup>t</sup> pd	CLK	QH	C <sub>L</sub> = 15 pF		4.8*	9.9*	257	11.5*	1	11.5	ns
t <sub>PHL</sub>	CLR	0	C: - 50 pF		5.7	10.6	01	12	1	12	ns
t <sub>pd</sub>	CLK	Q <sub>H</sub>	C <sub>L</sub> = 50 pF		6.1	11.9	1	13.5	1	13.5	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CO	VCC	TYP	UNIT	
<u> </u>	Dower discination conscitones	C. F0 pF	f 40 MH-	3.3 V	39.1	~F
Cpd	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 10 MHz	5 V	44.5	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \le 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \le 3 \text{ ns}$ ,  $t_f \le 3 \text{ ns}$ .
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV166AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166ANSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV166A	Samples
SN74LV166APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples
SN74LV166APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### **PACKAGE OPTION ADDENDUM**

10-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV166ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV166ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV166ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV166ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV166APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV166ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74LV166ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV166ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV166ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV166APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity