











SLAS492B - SEPTEMBER 2005-REVISED AUGUST 2016

ADS7886

ADS7886 12-Bit, 1-MSPS, Micro-Power, Miniature **SAR Analog-to-Digital Converters**

Features

- 1-MHz Sample Rate Serial Device
- 12-Bit Resolution
- Zero Latency
- 20-MHz Serial Interface
- Supply Range: 2.35 V to 5.25 V
- Typical Power Dissipation at 1 MSPS:
 - 3.9 mW at 3-V V_{DD}
 - 7.5 mW at 5-V V_{DD}
- INL ±1.25 LSB Maximum, ±0.65 LSB (Typical)
- DNL ±1 LSB Maximum, +0.4 / -0.65 LSB (Typical)
- Typical AC Performance: 72.25-dB SINAD, -84-dB THD
- Unipolar Input Range: 0 V to V_{DD}
- Power Down Current: 1 µA
- Wide Input Bandwidth: 15 MHz at 3 dB
- 6-Pin SOT-23 and SC70 Packages

Applications

- Base Band Converters in Radio Communication
- Motor Current and Bus Voltage Sensors in Digital
- Optical Networking (DWDM, MEMS Based Switching)
- **Optical Sensors**
- Battery-Powered Systems
- **Medical Instrumentations**
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

3 Description

The ADS7886 is a 12-bit, 1-MSPS analog-to-digital converter (ADC). The device includes a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in each device is controlled by the $\overline{\text{CS}}$ and SCLK signals for glueless connections with microprocessors and DSPs. The input signal is sampled with the falling edge of \overline{CS} , and SCLK is used for conversion and serial data output.

The device operates from a wide supply range from 2.35 V to 5.25 V. The low power consumption of the device makes it suitable for battery-powered applications. The device also includes a power down feature for power saving at lower conversion speeds.

The high level of the digital input to the device is not limited to device V_{DD}. This means the digital input can go as high as 5.25 V when device supply is 2.35 V. This feature is useful when digital signals are coming from other circuit with different supply levels. Also this relaxes restriction on power-up sequencing.


The ADS7886 is available in 6-pin SOT-23 and SC70 packages and is specified for operation from -40°C to 125°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|-------------------|--|--|
| AD07000 | SOT-23 (6) | 2.90 mm × 1.60 mm | | |
| ADS7886 | SC70 (6) | 2.00 mm × 1.25 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



Copyright © 2016. Texas Instruments Incorporated



Table of Contents

| 1 | Features 1 | | 8.3 Feature Description | |
|---|--------------------------------------|----|--|------|
| 2 | Applications 1 | | 8.4 Device Functional Modes | |
| 3 | Description 1 | 9 | Application and Implementation | 10 |
| 4 | Revision History2 | | 9.1 Application Information | 10 |
| 5 | Device Comparison Table | | 9.2 Typical Application | 10 |
| 6 | Pin Configuration and Functions 3 | 10 | Power Supply Recommendations | 18 |
| 7 | Specifications | 11 | Layout | 18 |
| - | 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | 18 |
| | 7.2 ESD Ratings | | 11.2 Layout Example | 19 |
| | 7.3 Recommended Operating Conditions | 12 | Device and Documentation Support | 20 |
| | 7.4 Thermal Information | | 12.1 Documentation Support | 20 |
| | 7.5 Electrical Characteristics5 | | 12.2 Receiving Notification of Documentation Updat | es 2 |
| | 7.6 Timing Requirements | | 12.3 Community Resource | 20 |
| | 7.7 Typical Characteristics | | 12.4 Trademarks | 20 |
| 8 | Detailed Description | | 12.5 Electrostatic Discharge Caution | 20 |
| U | 8.1 Overview | | 12.6 Glossary | 20 |
| | 8.2 Functional Block Diagram | 13 | Mechanical, Packaging, and Orderable Information | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | hanges from Revision A (November 2009) to Revision B | Page |
|----|---|------|
| • | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | |
| • | Deleted Package/Ordering Information table, see POA at the end of the datasheet | 1 |
| • | Changed R _{0,JA} values from: 295.2 °C/W to: 113.4 °C/W for DBV package | 4 |
| • | Changed R _{0,JA} values from: 351.3 °C/W to: 149.6 °C/W for DCK package | 4 |
| | | |
| CI | hanges from Original (September 2005) to Revision A | Page |




5 Device Comparison Table

Table 1. Micro-Power Miniature SAR Converter Family

| BIT | < 300 KSPS | 300 KSPS – 1.25 MSPS |
|--------|---|---|
| 12-Bit | ADS7866 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7886 (2.35 V _{DD} to 5.25 V _{DD}) |
| 10-Bit | ADS7867 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7887 (2.35 V _{DD} to 5.25 V _{DD}) |
| 8-Bit | ADS7868 (1.2 V _{DD} to 3.6 V _{DD}) | ADS7888 (2.35 V _{DD} to 5.25 V _{DD}) |

6 Pin Configuration and Functions



Pin Functions

| PIN NO. NAME | | 1/0 | DESCRIPTION | | |
|--------------|--------------------------|-----|--|--|--|
| | | 1/0 | DESCRIPTION | | |
| 1 | 1 V _{DD} — Powe | | Power supply input also acts like a reference voltage to ADC. | | |
| 2 GND — | | _ | Ground for power supply, all analog and digital signals are referred with respect to this pin. | | |
| 3 | VIN | I | Analog signal input | | |
| 4 | SCLK | I | Serial clock | | |
| 5 | 5 SDO O | | Serial data out | | |
| 6 | CS | I | Chip select signal, active low | | |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---|------------------------------|------|-------------------------------|------|
| +IN to AGND | | -0.3 | V _{DD} +0.3 | V |
| +V _{DD} to AGND | | -0.3 | 7 | V |
| Digital input volt | age to GND | -0.3 | 7 | V |
| Digital output to | GND | -0.3 | $(V_{DD} + 0.3)$ | V |
| Power dissipation | on, SOT-23 and SC70 packages | | $(T_J Max-T_A)/R_{\theta JA}$ | |
| Lead | Vapor phase (60 s) | | 215 | • |
| temperature, soldering | Infrared (15 s) | | 220 | °C |
| Junction temperature (T _J Max) | | °C | | |
| Storage tempera | ature, T _{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±3000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|--------------------------------------|-----|-----|------|
| T _A Operating temperature | -40 | 125 | °C |

7.4 Thermal Information

| | | ADS7886 | | | |
|----------------------|--|---------|--------|------|--|
| | THERMAL METRIC ⁽¹⁾ DBV (SOT-23) DCK (SC70) UNIT 6 PINS 6 PINS **CN Junction-to-case (top) thermal resistance 54.3 58.9 **CN Junction-to-board thermal resistance 35.3 41.9 **CN Junction-to-top characterization parameter 4.6 1.5 **CN | UNIT | | | |
| | | 6 PINS | 6 PINS | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 113.4 | 149.6 | °C/W | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 54.3 | 58.9 | °C/W | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 35.3 | 41.9 | °C/W | |
| ΨЈТ | Junction-to-top characterization parameter | 4.6 | 1.5 | °C/W | |
| ΨЈВ | Junction-to-board characterization parameter | 35 | 41.3 | °C/W | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | n/a | n/a | °C/W | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 $+V_{DD}$ = 2.35 V to 5.25 V, T_A = -40°C to 125°C, $f_{(sample)}$ = 1 MHz (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|------------------|--|---|-----------------------|------------|----------------------|--------------------|--|
| ANALO | G INPUT | | | | | | |
| | Full-scale input voltage span ⁽¹⁾ | | 0 | | V_{DD} | V | |
| | Absolute input voltage range | +IN | -0.2 | | V _{DD} +0.2 | V | |
| Cı | Input capacitance (2) | | | 21 | | pF | |
| I _{lkg} | Input leakage current | T _A = 125°C | | 40 | | nA | |
| SYSTEM | M PERFORMANCE | | | | | | |
| | Resolution | | | 12 | | Bits | |
| | No selection and a | ADS7886SB | 12 | | | D:1- | |
| | No missing codes | ADS7886S | 11 | | | Bits | |
| 18.11 | Later and Land Paragina | ADS7886SB | -1.25 | ±0.65 | 1.25 | LOD(3) | |
| INL | Integral nonlinearity | ADS7886S | 2 | | 2 | LSB ⁽³⁾ | |
| DNII | Differential and the addition | ADS7886SB | -1 | +0.4/-0.65 | 1 | 1.00 | |
| DNL | Differential nonlinearity | ADS7886S | -2 | | 2 | LSB | |
| _ | 011 (4) | V _{DD} = 2.35 V to 3.6 V | -2.5 | ±0.5 | 2.5 | 1.00 | |
| Eo | Offset error ⁽⁴⁾ | V _{DD} = 4.75 V to 5.25 V | -2 | ±0.5 | 2 | LSB | |
| E _G | Gain error | | -1.75 | ±0.5 | 1.75 | LSB | |
| SAMPL | ING DYNAMICS | | | | ! | | |
| | Conversion time | 20-MHz SCLK | 760 | 800 | | ns | |
| | Acquisition time | | 325 | | | ns | |
| | Maximum throughput rate | 20-MHz SCLK | | | 1 | MHz | |
| | Aperture delay | | | 5 | | ns | |
| | Step Response | | | 160 | | ns | |
| | Overvoltage recovery | | | 160 | | ns | |
| DYNAM | IIC CHARACTERISTICS | | | | | | |
| | | $V_{DD} = 2.35 \text{ V to } 3.6 \text{ V, f}_{I} = 100 \text{ kHz}$ | 69 | 71.25 | | | |
| SNR | Signal-to-noise ratio | V _{DD} = 4.75 V to 5.25 V, f _I = 100 kHz | 70 | 72.25 | | dB | |
| | | $V_{DD} = 2.35 \text{ V to } 3.6 \text{ V, f}_{I} = 100 \text{ kHz}$ | 69 | 71.25 | | | |
| SINAD | Signal-to-noise and distortion | $V_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, f_{I} = 100 \text{ kHz}$ | 70 | 72.25 | | dB | |
| THD | Total harmonic distortion (5) | f _I = 100 kHz | | -84 | | dB | |
| SFDR | Spurious free dynamic range | f _I = 100 kHz | | 85.5 | | dB | |
| | Full power bandwidth | At -3 dB | | 15 | | MHz | |
| DIGITAI | L INPUT/OUTPUT | | | | ! | | |
| Logic fa | mily — CMOS | | | | | | |
| | - | V _{DD} = 2.35 V to 3.6 V | 1.8 | | 5.25 | ., | |
| V_{IH} | High-level input voltage | V _{DD} = 3.6 V to 5.25 V | 2.4 | | 5.25 | V | |
| ., | | V _{DD} = 5 V | | | 0.8 | ., | |
| V_{IL} | Low-level input voltage | V _{DD} = 3 V | | | 0.4 | V | |
| V _{OH} | High-level output voltage | I _(source) = 200 μA | V _{DD} - 0.2 | | | V | |
| V _{OL} | Low-level output voltage | I _(sink) = 200 μA | | | 0.4 | • | |

⁽¹⁾ Ideal input span; does not include gain or offset error.

See Figure 27 for details on the sampling circuit. LSB means least significant bit. (2)

⁽³⁾

Measured relative to an ideal full-scale input.

⁽⁵⁾ Calculated on the first nine harmonics of the input frequency.



Electrical Characteristics (continued)

 $+V_{DD}$ = 2.35 V to 5.25 V, T_A = -40°C to 125°C, $f_{(sample)}$ = 1 MHz (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|------------------|---|--|------|-----|------|------|--|
| POWE | R SUPPLY REQUIREMENTS | | | | | | |
| +V _{DD} | Supply voltage | | 2.35 | 3.3 | 5.25 | V | |
| | | V _{DD} = 2.35 V to 3.6 V, 1-MHz throughput | | 1.3 | 1.5 | | |
| | Supply current (normal mode) | V _{DD} = 4.75 V to 5.25 V, 1-MHz throughput | | 1.5 | 2 | mA | |
| | | V _{DD} = 2.35 V to 3.6 V, static state | | | 1.1 | | |
| | | V _{DD} = 4.75 V to 5.25 V, static state | | | 1.5 | | |
| | Power down state supply current | SCLK off | | | 1 | μA | |
| | | SCLK on (20 MHz) | | | 200 | | |
| | Down dissinction at 1 MUs throughout | V _{DD} = 3 V | | 3.9 | 4.5 | \^/ | |
| | Power dissipation at 1-MHz throughput | V _{DD} = 5 V | | 7.5 | 10 | mW | |
| | Dower dissipation in static state | V _{DD} = 3 V | | | 3.3 | m\// | |
| | Power dissipation in static state | V _{DD} = 5 V | | | 7.5 | mW | |
| | Power-up time | _ | | | 0.1 | μs | |
| | Invalid conversions after power up or reset | | | | 1 | | |

Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated



7.6 Timing Requirements

All specifications typical at $T_A = -40$ °C to 125°C, $V_{DD} = 2.35$ V to 5.25 V (see Figure 1 and Figure 2) (unless otherwise specified)⁽¹⁾.

| | PARAMETER | | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|-------------------|--|-------------------------------------|-----------------------|-------------------------|-----|------------------------|-------|
| | Conversion time | ADS7866 | V _{DD} = 3 V | | | 16 × t _{SCLK} | |
| t _{conv} | Conversion time | AD37800 | V _{DD} = 5 V | | | 16 × t _{SCLK} | ns |
| | Minimum quiet time needed from bu | us 3-state to start | V _{DD} = 3 V | 40 | | | |
| t _q | of next conversion Delay time, \overline{CS} low to first data (0) out | | V _{DD} = 5 V | 40 | | | ns |
| | Delevitime CS levite first data (0) | at | $V_{DD} = 3 V$ | | 15 | 25 | |
| t _{d1} | Delay time, \overline{CS} low to first data (0) out Setup time, \overline{CS} low to SCLK low Delay time, SCLK falling to SDO Hold time, SCLK falling to data valid (2) | out | V _{DD} = 5 V | | 13 | 25 | ns |
| | Satura time OS lave to SCL K lave | | V _{DD} = 3 V | 10 | | | ns |
| t _{su1} | Setup time, CS low to SCLK low | | V _{DD} = 5 V | 10 | | | ns |
| | Delevities a COLV felling to CDO | | V _{DD} = 3 V | | 15 | 25 | |
| t _{d2} | Delay time, SCLK falling to SDO | | V _{DD} = 5 V | | 13 | 25 | ns |
| | | | V _{DD} < 3 V | 7 | | | ns |
| t _{h1} | Hold time, SCLK failing to data valid | id time, SCLK failing to data valid | | 5.5 | | | |
| t _{d3} | Delay time, 16th SCLK falling edge to SDO 3-state | | V _{DD} = 3 V | | 10 | 25 | ne |
| t _{d3} | | | V _{DD} = 5 V | | 8 | 20 | ns |
| | Pulse duration, $\overline{\text{CS}}$ | V _{DD} = 3 V | 25 | 40 | | | |
| t _{w1} | | V _{DD} = 5 V | 25 | 40 | | ns | |
| | Deleviting OD birth to ODO 0 state | | V _{DD} = 3 V | | 17 | 30 | |
| t _{d4} | Delay time, CS high to SDO 3-state | | V _{DD} = 5 V | | 15 | 25 | ns |
| | Dulas duration COLK binb | | V _{DD} = 3 V | 0.4 × t _{SCLK} | | | |
| t _{wH} | Pulse duration, SCLK high | | V _{DD} = 5 V | 0.4 × t _{SCLK} | | | ns |
| | Dulas duration COLK law | | $V_{DD} = 3 V$ | 0.4 × t _{SCLK} | | | |
| t _{wL} | Pulse duration, SCLK low | | V _{DD} = 5 V | 0.4 × t _{SCLK} | | | ns |
| | Francisco COLK | | V _{DD} = 3 V | | | 20 | MHz |
| | Frequency, SCLK | | V _{DD} = 5 V | | | 20 | IVIHZ |
| | Delay time, second falling edge of o | | V _{DD} = 3 V | -2 | | 5 | |
| t _{d5} | enter in power down (use min spec enter in power down) Figure 2 | not to accidently | V _{DD} = 5 V | -2 | | 5 | ns |
| _ | Delay time, CS and 10th falling edg | | $V_{DD} = 3 V$ | 2 | | - 5 | |
| t _{d6} | enter in power down (use max specenter in power down) Figure 2 | not to accidently | V _{DD} = 5 V | 2 | | -5 | ns |

^{(1) 3-}V Specifications apply from 2.35 V to 3.6 V, and 5-V specifications apply from 4.75 V to 5.25 V.

⁽²⁾ With 50-pf load.




Figure 1. Interface Timing Diagram







Figure 2. Entering Power Down Mode




7.7 Typical Characteristics



Copyright © 2005-2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated




Typical Characteristics (continued)




Copyright © 2005–2016, Texas Instruments Incorporated




Typical Characteristics (continued)







Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The ADS7886 is 12-bit, 1-MSPS analog-to-digital converter (ADC). The device includes a capacitor-based SAR A/D converter with inherent sample and hold circuitry. The serial interface in device is controlled by the CS and SCLK signals for easy interface with microprocessors and DSPs. The input signal is sampled with the falling edge of CS, and SCLK is used for conversion and serial data output. The device operates from a wide supply range from 2.35 V to 5.25 V. The low power consumption of the device makes it suitable for battery-powered applications. The device also includes a power-saving, power-down feature which is useful when the device is operated at lower conversion speeds. The high level of the digital input to the device is not limited to device VDD. This means the digital input can go as high as 5.25 V when device supply is 2.35 V. This feature is useful when digital signals are coming from other circuit with different supply levels. This also relaxes the restrictions on power-up sequencing.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Driving the VIN and V_{DD} Pins

The VIN input should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds 200 Ω , using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the A/D converter is derived from the supply voltage internally. The devices offer limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1-µF storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7886 draws very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like REF3030 or REF3130.
 The ADS7886 operates from a wide range of supply voltages. The actual choice of the reference voltage
 generator would depend upon the system. Figure 33 shows one possible application circuit.
- A low-pass filtered system supply followed by a buffer, like the zero-drift OPA735, can also be used in cases
 where the system power supply is noisy. Care must be taken to ensure that the voltage at the V_{DD} input does
 not exceed 7 V to avoid damage to the converter. This can be done easily using single supply CMOS
 amplifiers like the OPA735. Figure 34 shows one possible application circuit.

Product Folder Links: ADS7886

Copyright © 2005-2016, Texas Instruments Incorporated



Feature Description (continued)




Figure 27. Typical Equivalent Sampling Circuit

8.4 Device Functional Modes

8.4.1 Normal Operation

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 1. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 4 leading zeros, followed by 12-bit data in MSB first format.

The falling edge of $\overline{\text{CS}}$ clocks out the first zero, and a zero is clocked out on every falling edge of the clock until the third edge. Data is in MSB first format with the MSB being clocked out on the 4th falling edge. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK. The device enters the acquisition phase on the first rising edge of SCLK after the 13th falling edge. This point is indicated by **b** in Figure 1.

 $\overline{\text{CS}}$ can be asserted (pulled high) after 16 clocks have elapsed. It is necessary not to start the next conversion by pulling $\overline{\text{CS}}$ low until the end of the quiet time (t_q) after SDO goes to 3-state. To continue normal operation, it is necessary that $\overline{\text{CS}}$ is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to power down mode for more details.) $\overline{\text{CS}}$ going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.25 V when the device supply is 2.35 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on power up sequencing. However, the digital output levels (V_{OH} and V_{OI}) are governed by V_{DD} as listed in the *Electrical Characteristics* table.

8.4.2 Power Down Mode

The device enters power down mode if \overline{CS} goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. Ongoing conversion stops and SDO goes to 3-state under this power down condition as shown in Figure 2.

A dummy cycle with \overline{CS} low for more than 10 SCLK falling edges brings the device out of power down mode. For the device to come to the fully powered up condition it takes 1 μs . \overline{CS} can be pulled high any time after the 10th falling edge as shown in Figure 28. It is not necessary to continue until the 16th clock if the next conversion starts 1 μs after \overline{CS} going low of the dummy cycle and the quiet time (t_q) condition is met.




Figure 28. Exiting Power Down Mode



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing the input driver circuit, reference driver circuit, and provides some application circuits designed for the ADS7886.

9.2 Typical Application




Figure 29. Typical Data Acquisition (DAQ) Circuit: Single-Supply DAQ

9.2.1 Design Requirements

The goal of this application is to design a single-supply digital acquisition (DAQ) circuit based on the ADS7886 with SNR greater than 72.5 dB and THD less than -84 dB for input frequencies of 2 kHz to 100 kHz at a throughput of 1 MSPS.

9.2.2 Detailed Design Procedure

To achieve a SINAD of 61 dB, the operational amplifier must have high bandwidth to settle the input signal within the acquisition time of the ADC. The operational amplifier must have low noise to keep the total system noise below 20% of the input-referred noise of the ADC. For the application circuit shown in Figure 29, OPA365 is selected for its high bandwidth (50 MHz) and low noise (4.5 $\text{nV}\sqrt{\text{Hz}}$).


The reference voltage for the ADS7887 and ADS7888 A/D converters are derived from the supply voltage internally. The supply to these converters must be driven with a low impedance source and must be decoupled to the ground. To drive supply pin of ADS7887 ultra-low noise fast transient response low dropout voltage regulator TPS73201 is selected. Alternatively one can drive supply pin with low impedance voltage reference similar to REF3030.

For a step-by-step design procedure for low power, small form factor digital acquisition (DAQ) circuit based on similar SAR ADCs, see TI Precision Design, *Three 12-Bit Data Acquisition Reference Designs Optimized for Low Power and Ultra-Small Form Factor* (TIDU390).



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

The reference voltage for the ADS7886 A/D converter is derived from the supply voltage internally. The supply to ADS7886 should be driven with a low impedance source and should be decoupled to the ground. Decouple the VDD with 1-µF ceramic decoupling capacitors, as shown in Figure 32. Always set the VDD supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 32. Supply/Reference Decoupling Capacitors




Figure 33. Using the REF3030 Reference




Figure 34. Buffering With the OPA735

11 Layout

11.1 Layout Guidelines

Figure 35 shows a board layout example for the ADS7886. Some of the key considerations are

- 1. Use a ground plane underneath the device and partition the PCB into analog and digital sections.
- 2. Avoid crossing digital lines with the analog signal path.
- 3. The power sources to the device must be clean and well-bypassed. Use 1-µF ceramic bypass capacitors in close proximity to the supply pin (VDD).



Layout Guidelines (continued)

- 4. Avoid placing vias between the VDD and bypass capacitors.
- 5. Connect ground pin to the ground plane using short, low-impedance path.
- 6. The fly-wheel RC filters are placed close to the device.

Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.

11.2 Layout Example




Figure 35. ADS7886 Layout Example

Copyright © 2005–2016, Texas Instruments Incorporated

Product Folder Links: ADS7886



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- OPAx365 50-MHz, Zerø-Crossover, Low-Distortion, High CMRR, RRI/O, Single-Supply Operational Amplifier (SBOS365)
- Cap-Free NMOS 250-mA Low Dropout Regulator With Reverse Current Protection (SGLS346)
- Three 12-Bit Data Acquisition Reference Designs Optimized for Low Power and Ultra-Small Form Factor (TIDU390)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





1-Mar-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------------------|------------------|---------------------|--------------|----------------------|---------|
| ADS7886SBDBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BBAQ | Samples |
| ADS7886SBDBVT | ACTIVE | SOT-23 | DBV | 6 | 250 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BBAQ | Samples |
| ADS7886SBDCKR | ACTIVE | SC70 | DCK | 6 | 3000 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BNL | Samples |
| ADS7886SBDCKT | ACTIVE | SC70 | DCK | 6 | 250 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BNL | Samples |
| ADS7886SDBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BBAQ | Samples |
| ADS7886SDBVT | ACTIVE | SOT-23 | DBV | 6 | 250 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BBAQ | Samples |
| ADS7886SDCKR | ACTIVE | SC70 | DCK | 6 | 3000 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BNL | Samples |
| ADS7886SDCKT | ACTIVE | SC70 | DCK | 6 | 250 | Pb-Free (RoHS Exempt) | CU SN | Level-2-260C-1 YEAR | -40 to 125 | BNL | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

1-Mar-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Mar-2016

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ADS7886SBDBVR | SOT-23 | DBV | 6 | 3000 | 177.8 | 9.7 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |
| ADS7886SBDBVT | SOT-23 | DBV | 6 | 250 | 177.8 | 9.7 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |
| ADS7886SBDCKR | SC70 | DCK | 6 | 3000 | 177.8 | 9.7 | 2.3 | 2.52 | 1.2 | 4.0 | 8.0 | Q3 |
| ADS7886SBDCKT | SC70 | DCK | 6 | 250 | 177.8 | 9.7 | 2.3 | 2.52 | 1.2 | 4.0 | 8.0 | Q3 |
| ADS7886SDBVR | SOT-23 | DBV | 6 | 3000 | 177.8 | 9.7 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |
| ADS7886SDBVT | SOT-23 | DBV | 6 | 250 | 177.8 | 9.7 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |
| ADS7886SDCKR | SC70 | DCK | 6 | 3000 | 177.8 | 9.7 | 2.3 | 2.52 | 1.2 | 4.0 | 8.0 | Q3 |
| ADS7886SDCKT | SC70 | DCK | 6 | 250 | 177.8 | 9.7 | 2.3 | 2.52 | 1.2 | 4.0 | 8.0 | Q3 |

www.ti.com 2-Mar-2016



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS7886SBDBVR | SOT-23 | DBV | 6 | 3000 | 210.0 | 185.0 | 35.0 |
| ADS7886SBDBVT | SOT-23 | DBV | 6 | 250 | 184.0 | 184.0 | 50.0 |
| ADS7886SBDCKR | SC70 | DCK | 6 | 3000 | 184.0 | 184.0 | 50.0 |
| ADS7886SBDCKT | SC70 | DCK | 6 | 250 | 184.0 | 184.0 | 50.0 |
| ADS7886SDBVR | SOT-23 | DBV | 6 | 3000 | 184.0 | 184.0 | 50.0 |
| ADS7886SDBVT | SOT-23 | DBV | 6 | 250 | 184.0 | 184.0 | 50.0 |
| ADS7886SDCKR | SC70 | DCK | 6 | 3000 | 184.0 | 184.0 | 50.0 |
| ADS7886SDCKT | SC70 | DCK | 6 | 250 | 184.0 | 184.0 | 50.0 |

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity