











**DAC8550** 



SLAS476F -MARCH 2006-REVISED MARCH 2016

# DAC8550 16-bit, Ultra-Low Glitch, Voltage Output Digital-To-Analog Converter

### 1 Features

Relative Accuracy: 3 LSBGlitch Energy: 0.1 nV-s

MicroPower Operation: 140 uA at 2.7 V

Power-On Reset to MidscalePower Supply: 2.7 V to 5.5 V

• 16-Bit Monotonic Over Temperature

• Settling Time: 10 µs to ±0.003% FSR

 Low-Power Serial Interface with Schmitt-Triggered Inputs

 On-Chip Output Buffer Amplifier with Rail-to-Rail Output Amplifier

Power-Down Capability

• 2's Complement Input

SYNC Interrupt Facility

 Drop-In Compatible with DAC8531/01 and DAC8551 (Binary Input)

Available in a Tiny MSOP-8 Package

### 2 Applications

- Process Control
- Data Acquisition Systems
- Closed-Loop Servo-Control
- PC Peripherals
- Portable Instrumentation
- Programmable Attenuation

### 3 Description

The DAC8550 is a small, low-power, voltage output, 16-bit digital-to-analog converter (DAC). It is monotonic, provides good linearity, and minimizes undesired code-to-code transient voltages. The DAC8550 uses a versatile, 3-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI<sup>TM</sup>, QSPI<sup>TM</sup>, Microwire<sup>TM</sup>, and digital signal processor (DSP) interfaces.

The DAC8550 requires an external reference voltage to set its output range. The DAC8550 incorporates a power-on reset circuit that ensures that the DAC output powers up at midscale and remains there until a valid write takes place to the device. The DAC8550 contains a power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 200 nA at 5 V.

The low-power consumption of this device in normal operation makes it ideal for portable, battery-operated equipment. Power consumption is 0.38 mW at 2.7 V, reducing to less than 1  $\mu$ W in power-down mode.

The DAC8550 is available in an MSOP-8 package.


For additional flexibilty, see the DAC8551, a binary-coded counterpart to the DAC8550.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM)   |  |  |  |  |
|-------------|-----------|-------------------|--|--|--|--|
| DAC8550     | VSSOP (8) | 3.00 mm × 3.00 mm |  |  |  |  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Page



### **Table of Contents**

| 1 | Features 1                           |    | 7.4 Device Functional Modes                      | 17               |
|---|--------------------------------------|----|--|------------------|
| 2 | Applications 1                       |    | 7.5 Programming                                  | 17               |
| 3 | Description 1                        | 8  | Application and Implementation                   | 19               |
| 4 | Revision History2                    |    | 8.1 Application Information                      | 19               |
| 5 | Pin Configuration and Functions3     |    | 8.2 Typical Applications                         | 20               |
| 6 | Specifications4                      |    | 8.3 System Examples                              | <mark>22</mark>  |
| • | 6.1 Absolute Maximum Ratings         | 9  | Power Supply Recommendations                     | 23               |
|   | 6.2 ESD Ratings                      | 10 | Layout   | 23               |
|   | 6.3 Recommended Operating Conditions |    | 10.1 Layout Guidelines                           | 23               |
|   | 6.4 Thermal Information              |    | 10.2 Layout Example                              | 23               |
|   | 6.5 Electrical Characteristics 5     | 11 | Device and Documentation Support                 | <mark>2</mark> 4 |
|   | 6.6 Timing Characteristics           |    | 11.1 Documentation Support                       | <mark>2</mark> 4 |
|   | 6.7 Typical Characteristics          |    | 11.2 Community Resources                         | <mark>2</mark> 4 |
| 7 | Detailed Description                 |    | 11.3 Trademarks                                  | 24               |
| - | 7.1 Overview                         |    | 11.4 Electrostatic Discharge Caution             | <mark>2</mark> 4 |
|   | 7.2 Functional Block Diagram         |    | 11.5 Glossary                                    | 24               |
|   | 7.3 Feature Description              | 12 | Mechanical, Packaging, and Orderable Information | 24               |
|   |                                      |    |  |                  |

### 4 Revision History

Changes from Revision E (March 2012) to Revision F

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| • | Added | ESD | Ratings | table | , Feature | Desc | ription | a sectio | on, <i>De</i> | vice | Func | tional | Modes, | Applicat | tion | and | Implen | nentat | ion |
|---|-------|-----|---------|-------|-----------|------|---------|----------|---------------|------|------|--------|--------|----------|------|-----|--------|--------|-----|
|   |       | _   | _       |       |           |      |         |          |               |      | _    |        |        |          |      | _   |        |        |     |


| С | hanges from Revision D (October 2006) to Revision E                   | Page |
|---|---|------|
| • | Changed low-level input voltage values in Electrcial Characteristics  | 5    |
| • | Changed high-level input voltage values in Electrcial Characteristics | 5    |

| CI | nanges from Revision C (March 2006) to Revision D                                     | age |
|----|---|-----|
| •  | Changed Features  | 1   |
| •  | Changed relative accuracy feature from 8 LSB (Max) to 3 LSB                           | 1   |
| •  | Changed micropower operation feature from 200 µA at 5 V to 140 µA at 2.7 V            | 1   |
| •  | Changed power consumption from 1 mW at 5 V to 0.38 mW at 2.7 V                        | 1   |
| •  | Changed power-down consumption from 1 mW to less than 1 mW in Description             | 1   |
| •  | Changed relative accuracy for DAC8550 typical value from ±5 to ±3                     | 5   |
| •  | Changed reference current input range for V <sub>REF</sub> = 5 V from 50 to 40        | 5   |
| •  | Deleted reference current included from I <sub>DD</sub> (normal mode) test conditions | 5   |
| •  | Changed I <sub>DD</sub> (normal mode) typical values from 200 and 180 to 160 and 140  | 5   |
| •  | Changed relative accuracy for DAC8550 typical value from ±5 to ±3                     | 6   |
| •  | Changed reference current input range for V <sub>REF</sub> = 5 V from 50 to 40        | 6   |
| •  | Deleted reference current included from I <sub>DD</sub> (normal mode) test conditions | 6   |

Product Folder Links: DAC8550



## 5 Pin Configuration and Functions



### **Pin Functions**

| P                | IN  | TYPE | DESCRIPTION   |  |  |  |  |
|------------------|-----|------|---|--|--|--|--|
| NAME             | NO. | IIFE | DESCRIPTION   |  |  |  |  |
| $V_{DD}$         | 1   | PWR  | Power-supply input  |  |  |  |  |
| V <sub>REF</sub> | 2   | I    | Reference voltage input   |  |  |  |  |
| V <sub>FB</sub>  | 3   | I    | Feedback connection for the output amplifier  |  |  |  |  |
| V <sub>OUT</sub> | 4   | 0    | Analog output voltage from DAC. The output amplifier has rail-to-rail operation.  |  |  |  |  |
| SYNC             | 5   | I    | Level-triggered control input (active LOW). This is the frame synchronization signal for the input data. When SYNC goes LOW, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock (unless SYNC is taken HIGH before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC8550). Schmitt-Trigger logic input. |  |  |  |  |
| SCLK             | 6   | I    | Serial clock input. Data can be transferred at rates up to 30 MHz Schmitt-Trigger logic input.  |  |  |  |  |
| D <sub>IN</sub>  | 7   | I    | Serial data input. Data is clocked into the 24-bit input shift register on each falling edge of the serial clock input. Schmitt-Trigger logic input.  |  |  |  |  |
| GND              | 8   | GND  | Ground reference point for all circuitry on the part  |  |  |  |  |



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|   |     | MIN  | MAX            | UNIT |
|---|-----|------|----------------|------|
| Supply voltage                            | GND | -0.3 | 6              | V    |
| Digital input voltage range               | GND | -0.3 | $V_{DD} + 0.3$ | V    |
| Output voltage                            | GND | -0.3 | $V_{DD} + 0.3$ | V    |
| Junction temperature, T <sub>J(max)</sub> |     |      | 150            | °C   |
| Operating temperature, T <sub>A</sub>     |     | -40  | 105            | °C   |
| Storage temperature, T <sub>stq</sub>     |     | -65  | 150            | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| .,                 | Floatroototic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±2000 | \/   |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|                 |                                |               | MIN | NOM MAX  | UNIT |
|-----------------|--------------------------------|---------------|-----|----------|------|
| POWER           | RSUPPLY                        |               | •   |          |      |
| $V_{DD}$        | Supply voltage                 |               | 2.7 | 5.5      | V    |
| DIGITA          | L INPUTS                       |               |     |          |      |
| D <sub>IN</sub> | Digital input voltage          | SCLK and SYNC | 0   | $V_{DD}$ | V    |
| REFER           | ENCE INPUT                     |               |     |          |      |
| $V_{REF}$       | Reference input voltage        |               | 0   | $V_{DD}$ | V    |
| AMPLIF          | FIER FEEDBACK INPUT            |               |     |          |      |
| $V_{FB}$        | Output amplifier feedback inpu | t             |     | Vo       | V    |
| TEMPE           | RATURE RANGE                   |               |     |          |      |
| T <sub>A</sub>  | Operating ambient temperature  | 9             | -40 | 105      | °C   |

#### 6.4 Thermal Information

|                      |  | DAC8550     |      |
|----------------------|--|-------------|------|
|                      | THERMAL METRIC <sup>(1)</sup> unction-to-ambient thermal resistance unction-to-case (top) thermal resistance unction-to-board thermal resistance unction-to-top characterization parameter | DGK (VSSOP) | UNIT |
|                      |  | 8 PINS      |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance   | 206         | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance  | 44          | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance   | 94.2        | °C/W |
| $\Psi_{JT}$          | Junction-to-top characterization parameter   | 10.2        | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter   | 92.7        | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

 $V_{PP} = 2.7 \text{ V}$  to 5.5 V.  $-40^{\circ}$ C to 105°C range (unless otherwise noted)

|                     | PARAMETER                      | TEST CONDITION  | S  | MIN .                 | TYP MAX             | UNIT             |
|---------------------|--------------------------------|---|--|-----------------------|---------------------|------------------|
| STATIC F            | PERFORMANCE <sup>(1)</sup>     |   |  |                       |                     |                  |
|                     | Resolution                     |   |  | 16                    |                     | Bits             |
|                     |                                | Measured by line passing through codes  | DAC8550  |                       | ±3 ±12              |                  |
| EL                  | Relative accuracy              | -32283 and 32063  | DAC8550B   |                       | ±3 ±8               | LSB              |
| E <sub>D</sub>      | Differential nonlinearity      | 16-bit monotonic  |  | ±(                    | 0.25 ±1             | LSB              |
| Eo                  | Zero-code error                | Measured by line passing through codes -  | -32283 and 32063                                     |                       | ±2 ±12              | mV               |
| E <sub>FS</sub>     | Full-scale error               | Measured by line passing through codes -  | -32283 and 32063                                     | ±0.0                  | 05% ±0.5%           | mV               |
| E <sub>G</sub>      | Gain error                     | Measured by line passing through codes -  | -32283 and 32063                                     | ±0.0                  | 02% ±0.2%           | mV               |
|                     | Zero-code error drift          |   |  |                       | ±5                  | μV/°C            |
|                     | Gain temperature coefficient   |   |  |                       | ±1                  | ppm of<br>FSR/°C |
| PSRR                | Power-supply rejection ratio   | $R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$   |  | (                     | 0.75                | mV/V             |
| OUTPUT              | CHARACTERISTICS <sup>(2)</sup> |   |  |                       |                     | •                |
| Vo                  | Output voltage range           |   |  | 0                     | $V_{REF}$           | V                |
| •                   | Output voltage soffling time   | To ±0.003% FSR, 1200h to 8D00h, R <sub>L</sub> = 2  | $2 \text{ k}\Omega$ , 0 pF < C <sub>L</sub> < 200 pF |                       | 8 10                |                  |
| t <sub>SD</sub>     | Output voltage settling time   | $R_L = 2 k\Omega, C_L = 500 pF$   |  |                       | 12                  | μs               |
| SR                  | Slew rate                      |   |  |                       | 1.8                 | V/µs             |
|                     | Capacitive load stability      | R <sub>L</sub> = ∞  |  |                       | 470                 | pF               |
|                     | Capacitive load stability      | $R_L = 2 k\Omega$   |  | 1                     | 000                 | рі               |
|                     | Code change glitch impulse     | 1 LSB change around major carry   |  |                       | 0.1                 | nV-s             |
|                     | Digital feedthrough            | SCLK toggling, FSYNC high   |  |                       | 0.1                 | nV-s             |
| $z_{O}$             | DC output impedance            | At mid-code input   |  |                       | 1                   | Ω                |
|                     | Short-circuit current          | V <sub>DD</sub> = 5 V   |  |                       | 50                  | mA               |
| los                 | Short-circuit current          | V <sub>DD</sub> = 3 V   |  |                       | 20                  | IIIA             |
| •                   | Power-up time                  | Coming out of power-down mode, $V_{DD} = 5$   | V  |                       | 2.5                 | 116              |
| t <sub>ON</sub>     | Fower-up time                  | Coming out of power-down mode, $V_{DD} = 3$   | V  |                       | 5                   | μs               |
| AC PERF             | FORMANCE                       |   |  |                       |                     |                  |
| SNR                 | Signal-to-noise ratio          | BW = 20 kHz, V <sub>DD</sub> = 5 V, f <sub>OUT</sub> = 1 kHz,<br>1st 19 harmonics removed for SNR calcula | ation  |                       | 95                  | dB               |
| THD                 | Total harmonic distortion      | BW = 20 kHz, V <sub>DD</sub> = 5 V, f <sub>OUT</sub> = 1 kHz,<br>1st 19 harmonics removed for SNR calcula | ation  |                       | -85                 | dB               |
| SFDR                | Spurious-free dynamic range    | BW = 20 kHz, V <sub>DD</sub> = 5 V, f <sub>OUT</sub> = 1 kHz,<br>1st 19 harmonics removed for SNR calcula | ation  |                       | 87                  | dB               |
| SINAD               | Signal-to-noise and distortion | BW = 20 kHz, V <sub>DD</sub> = 5 V, f <sub>OUT</sub> = 1 kHz,<br>1st 19 harmonics removed for SNR calcula | ation  |                       | 84                  | dB               |
| REFERE              | NCE INPUT                      |   |  |                       |                     |                  |
| $V_{REF}$           | Reference voltage              |   |  | 0                     | $V_{DD}$            | V                |
| I <sub>I(REF)</sub> | Reference current input range  | $V_{REF} = V_{DD} = 5 V$  |  |                       | 40 75               | μA               |
| ·I(KEF)             |                                | $V_{REF} = V_{DD} = 3.6 \text{ V}$  |  |                       | 30 45               | μ, .             |
| Z <sub>I(REF)</sub> | Reference input impedance      |   |  |                       | 125                 | kΩ               |
| LOGIC IN            | NPUTS (2)                      |   |  | I                     |                     |                  |
|                     | Input current                  |   |  |                       | ±1                  | μA               |
| $V_{IL}$            | Low-level input voltage        | V <sub>DD</sub> = 5 V   |  |                       | $0.3 \times V_{DD}$ | V                |
| - IL                |                                | V <sub>DD</sub> = 3 V   |  |                       | $0.1 \times V_{DD}$ | ·                |
| $V_{IH}$            | High-level input voltage       | V <sub>DD</sub> = 5 V   |  | $0.7 \times V_{DD}$   |                     | V                |
| IFI                 | 3                              | V <sub>DD</sub> = 3 V   |  | 0.9 × V <sub>DD</sub> |                     |                  |
|                     | Pin capacitance                |   |  |                       | 3                   | pF               |

 <sup>(1)</sup> Linearity calculated using a reduced code range of -32283 to 32063; output unloaded.
 (2) Specified by design and characterization, not production tested.



### **Electrical Characteristics (continued)**

 $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, -40^{\circ}\text{C} \text{ to } 105^{\circ}\text{C} \text{ range (unless otherwise noted)}$ 

|                  | PARAMETER      | TEST CONDITIONS  | 3                                | MIN | TYP  | MAX | UNIT  |
|------------------|----------------|--|----------------------------------|-----|------|-----|-------|
| POWER            | REQUIREMENTS   |  |                                  |     |      |     |       |
| I <sub>DD</sub>  |                | Normal mode, input code equals mid-  | V <sub>DD</sub> = 3.6 V to 5.5 V |     | 160  | 250 |       |
|                  | Supply current | scale, no load, does not include reference current, $V_{IH} = V_{DD},  V_{IL} = GND$ | V <sub>DD</sub> = 2.7 V to 3.6 V |     | 140  | 240 | μA    |
| -טט              | Cuppi, cairoin | All power-down modes,  | V <sub>DD</sub> = 3.6 V to 5.5 V |     | 0.2  | 2   | μ., . |
|                  |                | $V_{IH} = V_{DD}, V_{IL} = GND$  | V <sub>DD</sub> = 2.7 V to 3.6 V |     | 0.05 | 2   |       |
| POWER            | EFFICIENCY     |  |                                  |     |      |     |       |
| $I_{OUT}/I_{DD}$ |                | $I_{LOAD} = 2 \text{ mA}, V_{DD} = 5 \text{ V}$                                      |                                  |     | 89%  |     |       |

### 6.6 Timing Characteristics

 $V_{DD}$  = 2.7 V to 5.5 V, all specifications –40°C to 105°C (unless otherwise noted)<sup>(1)(2)</sup>

|                    | PARAMETER                                   | TEST CONDITIONS                            | MIN                                | TYP | MAX | UNIT |
|--------------------|---|--|------------------------------------|-----|-----|------|
| t <sub>1</sub> (3) | SCLK cycle time                             | V <sub>DD</sub> = 2.7 V to 3.6 V           | 50                                 |     |     | ns   |
| ۱۱ ` ′             | SCER Cycle time                             | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 33                                 |     |     | 115  |
|                    | CCLIC LUCIL time                            | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 13                                 |     |     |      |
| t <sub>2</sub>     | SCLK HIGH time                              | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 13                                 |     |     | ns   |
|                    | CCLIK LOW time                              | V <sub>DD</sub> = 2.7 V to 3.6 V           | 22.5                               |     |     |      |
| t <sub>3</sub>     | SCLK LOW time                               | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 13                                 |     |     | ns   |
|                    | CVNC to CCL // riging adds actus time       | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 0                                  |     |     |      |
| t <sub>4</sub>     | SYNC to SCLK rising edge setup time         | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 0                                  |     |     | ns   |
|                    | Date action time                            | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 5                                  |     |     |      |
| t <sub>5</sub>     | Data setup time                             | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 5                                  |     |     | ns   |
|                    | Data hald time                              | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 4.5                                |     |     |      |
| t <sub>6</sub>     | Data hold time                              | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 4.5                                |     |     | ns   |
|                    | 24th SCLK falling edge to SYNC rising edge  | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | V <sub>DD</sub> = 2.7 V to 3.6 V 0 |     |     |      |
| t <sub>7</sub>     | 24th SCEN falling edge to STNC histing edge | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 0                                  |     |     | ns   |
|                    | Minimum SYNC HIGH time                      | V <sub>DD</sub> = 2.7 V to 3.6 V           | 50                                 |     |     | 20   |
| t <sub>8</sub>     | Minimum Stric high time                     | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ | 33                                 |     |     | ns   |
| t <sub>9</sub>     | 24th SCLK falling edge to SYNC falling edge | $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ | 100                                |     |     | ns   |

- (1) All input signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ ) / 2.
- (2) See Figure 1.
- (3) Maximum SCLK frequency is 30 MHz at  $V_{DD} = 3.6 \text{ V}$  to 5.5 V and 20 MHz at  $V_{DD} = 2.7 \text{ V}$  to 3.6 V.





Figure 1. Serial Write Operation



### 6.7 Typical Characteristics

### 6.7.1 $V_{DD} = 5 V$

at T<sub>A</sub> = 25°C, unless otherwise noted




Copyright © 2006–2016, Texas Instruments Incorporated Submit Documentation Feedback

# TEXAS INSTRUMENTS

### $V_{DD} = 5 V$ (continued)

### at T<sub>A</sub> = 25°C, unless otherwise noted




Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated



### $V_{DD} = 5 V$ (continued)


### at T<sub>A</sub> = 25°C, unless otherwise noted



# TEXAS INSTRUMENTS

### $V_{DD} = 5 V$ (continued)

### at T<sub>A</sub> = 25°C, unless otherwise noted




Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated




### $V_{DD} = 5 V$ (continued)

at  $T_A = 25$ °C, unless otherwise noted



### $6.7.2 V_{DD} = 2.7 V$

at T<sub>A</sub> = 25°C, unless otherwise noted




Copyright © 2006–2016, Texas Instruments Incorporated

Submit Documentation Feedback



### $V_{DD} = 2.7 \text{ V (continued)}$

### at T<sub>A</sub> = 25°C, unless otherwise noted




Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated



### $V_{DD} = 2.7 V$ (continued)

### at T<sub>A</sub> = 25°C, unless otherwise noted



Product Folder Links: DAC8550


Figure 42. Glitch Energy: Rising Edge

Figure 41. Glitch Energy: Falling Edge



### $V_{DD} = 2.7 V$ (continued)

### at $T_A = 25$ °C, unless otherwise noted



Submit Documentation Feedback




### 7 Detailed Description

#### 7.1 Overview

The DAC8550 is a small, low-power, voltage output, single-channel, 16-bit DAC. The device is monotonic by design, provides excellent linearity, and minimizes undesired code-to-code transient voltages. The DAC8550 uses a versatile, three-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI, QSPI, Microwire, and digital signal processor (DSP) interfaces.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 DAC Section

The architecture of the DAC8850 consists of a string DAC followed by an output buffer amplifier. Figure 46 shows the block diagram of the DAC architecture.




Figure 46. DAC8550 Architecture

The input coding to the DAC8550 is 2's complement, so the ideal output voltage is given by Equation 1.

$$V_{O} = \frac{V_{REF}}{2} + \frac{V_{REF} \times D}{65536}$$

where

D = decimal equivalent of the 2's complement code that is loaded to the DAC register

In Equation 1, D ranges from -32768 to 32767 where D = 0 is centered at  $V_{REF}$  / 2.

Product Folder Links: DAC8550

(1)



### **Feature Description (continued)**

### 7.3.1.1 Resistor String

The resistor string section is shown in Figure 47. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. Monotonicity is ensured because of the string resistor architecture.

#### 7.3.1.2 Output Amplifier

The output buffer amplifier is capable of generating rail-to-rail output voltages with a range of 0 V to  $V_{DD}$ . It is capable of driving a load of 2 k $\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the *Typical Characteristics*. The slew rate is 1.8 V/µs with a full-scale setting time of 8 µs with the output unloaded.

The inverting input of the output amplifier is brought out to the  $V_{FB}$  pin. This architecture allows for better accuracy in critical applications by tying the  $V_{FB}$  point and the amplifier output together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications.




Figure 47. Resistor String

#### 7.3.2 Power-On Reset

The DAC8550 contains a power-on reset circuit that controls the output voltage during power-up. On power-up, the output voltages are set to midscale; they remain that way until a valid write sequence is made to the DAC. The power-on reset is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.



#### 7.4 Device Functional Modes

#### 7.4.1 Power-Down Modes

The DAC8550 supports four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. Table 1 shows how the state of the bits corresponds to the mode of operation of the device.

|            | rance is oberaning income |                                |  |  |  |  |  |  |  |  |
|------------|---------------------------|--------------------------------|--|--|--|--|--|--|--|--|
| PD1 (DB17) | PD0 (DB16)                | OPERATING MODE                 |  |  |  |  |  |  |  |  |
| 0          | 0                         | Normal operation               |  |  |  |  |  |  |  |  |
| _          | _                         | Power-down modes               |  |  |  |  |  |  |  |  |
| 0          | 1                         | Output typically 1 kΩ to GND   |  |  |  |  |  |  |  |  |
| 1          | 0                         | Output typically 100 kΩ to GND |  |  |  |  |  |  |  |  |
| 1          | 1                         | High-Z                         |  |  |  |  |  |  |  |  |

**Table 1. Operating Modes** 

When both bits are set to 0, the device works normally with a typical current consumption of 200  $\mu A$  at 5 V. However, for the three power-down modes, the supply current falls to 200 nA at 5 V (50 nA at 3 V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. The advantage with this configuration is that the output impedance of the device is known while in power-down mode. There are three different options. The output is connected internally to GND through a 1-k $\Omega$  resistor, a 100-k $\Omega$  resistor, or it is left open-circuited (High-Z). The output stage is illustrated in Figure 48.




Figure 48. Output Stage During Power-Down

All analog circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 2.5  $\mu$ s for  $V_{DD} = 5$  V, and 5  $\mu$ s for  $V_{DD} = 3$  V. See the *Typical Characteristics* for more information.

#### 7.5 Programming

#### 7.5.1 Serial Interface

The DAC8550 has a 3-wire serial interface ( $\overline{SYNC}$ , SCLK, and  $D_{IN}$ ), which is compatible with SPI, QSPI, and Microwire interface standards, as well as most DSP interfaces. See Figure 1 for an example of a typical write sequence.

The write sequence begins by bringing the  $\overline{\text{SYNC}}$  line LOW. Data from the D<sub>IN</sub> line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 30 MHz, making the DAC8550 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked in and the programmed function is excuted (that is, a change in DAC register contents and/or a change in the mode of operation).

At this point, the SYNC line may be kept LOW or brought HIGH. In either case, it must be brought HIGH for a minimum of 33 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. Since the SYNC buffer draws more current when the SYNC signal is HIGH than it does when it is LOW, SYNC should be idled LOW between write sequences for lowest power operation of the part. As mentioned above, it must be brought HIGH again just before the next write sequence.



### **Programming (continued)**

### 7.5.2 Input Shift Register

The input shift register is 24 bits wide, as shown in Figure 49. The first six bits are *unused* bits. The next two bits (PD1 and PD0) are control bits that control which mode of operation the part is in (normal mode or any one of three power-down modes). For a more complete description of the various modes see *Power-Down Modes*. The next 16 bits are the data bits. These bits are transferred to the DAC register on the 24th falling edge of SCLK.

| / / / | 22 2 | 1 20  | 19 | 18 | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|-------|------|-------|----|----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
|       | Uı   | nused |    |    | PD1 | PD0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Figure 49. DAC8550 Data Input Register Format

### 7.5.3 SYNC Interrupt

In a normal write sequence, the SYNC line is kept LOW for at least 24 falling edges of SCLK and the DAC is updated on the 24th falling edge. However, if SYNC is brought HIGH before the 24th falling edge, it acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs, as shown in Figure 50.




Figure 50. SYNC Interrupt Facility

Product Folder Links: DAC8550

Copyright © 2006-2016, Texas Instruments Incorporated



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The low-power consumption of the DAC8550 lends itself to applications such as loop-powered control where the current dissipation of each device is critical. The low power consumption also allows the DAC8550 to be powered using only a precision reference for increased accuracy. The low-power operation coupled with the ultra-low power power-down modes also make the DAC8550 a great choice for battery and portable applications.

#### 8.1.1 Bipolar Operation Using DAC8550

The DAC8550 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 51. The circuit shown gives an output voltage range of  $\pm V_{REF}$ . Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier. See *CMOS*, *Rail-to-Rail*, *I/O Operational Amplifier* (SBOS180) for more information.




Figure 51. Bipolar Output Range

The output voltage for any input code is calculated with Equation 2 and Equation 3.

$$V_{O} = \left[ \left( \frac{V_{REF}}{2} + V_{REF} \times \frac{D}{65536} \right) \times \left( \frac{R_1 + R_2}{R_1} \right) - V_{REF} \times \left( \frac{R_2}{R_1} \right) \right]$$

where

• D represents the input code in 2's complement (-32768 to 32767)

• 
$$R_1 = R_2 = 10 \text{ k}\Omega$$
 (2)

$$V_{O} = 10 \times \frac{D}{65536} \tag{3}$$

Using this example, an output voltage range of  $\pm 5$  V with 8000h corresponding to a -5-V output and 8FFFh corresponding to a 5-V output can be achieved. Similarly, using  $V_{REF} = 2.5$  V, a  $\pm 2.5$ -V output voltage range can be achieved.

### 8.2 Typical Applications

### 8.2.1 Loop-Powered 2-Wire 4-mA to 20-mA Transmitter With XTR116




Figure 52. Loop-Powered Transmitter

#### 8.2.1.1 Design Requirements

This design is commonly referred to as a loop-powered, or 2-wire, 4-mA to 20-mA transmitter. The transmitter has only two external input terminals: a supply connection and an output, or return, connection. The transmitter communicates back to its host, typically a PLC analog input module, by precisely controlling the magnitude of its return current. In order to conform to the 4-mA to 20-mA communication standard, the complete transmitter must consume less than 4 mA of current. The DAC8550 enables the accurate control of the loop-current from 4 mA to 20 mA in 16-bit steps.

### 8.2.1.2 Detailed Design Procedure

Although it is possible to recreate the loop-powered circuit using discrete components, the XTR116 provides simplicity and improved performance due to the matched internal resistors. The output current can be modified if necessary by looking using Equation 4.

$$I_{OUT}(Code) = \left(\frac{V_{ref} \times Code}{2^{N} \times R_{3}} + \frac{V_{REG}}{R_{1}}\right) \times \left(1 + \frac{2475 \Omega}{25 \Omega}\right)$$
(4)


For more details of this application, see 2-wire, 4-mA to 20-mA Transmitter, EMC/EMI Tested Reference Design (TIDUAO7). It covers in detail the design of this circuit as well as how to protect it from EMC/EMI tests.

#### 8.2.1.3 Application Curves

Total unadjusted error (TUE) is a good estimate for the performance of the output as shown in Figure 53. The linearity of the output or INL is in Figure 54.



### **Typical Applications (continued)**



#### 8.2.2 Using REF02 as a Power Supply for DAC8550




Figure 55. REF02 as a Power Supply to the DAC8550

### 8.2.2.1 Design Requirements

Due to the extremely low supply current required by the DAC8550, an alternative option is to use a REF02 to supply the required voltage to the device, as shown in Figure 55. See +5V Precision Voltage Reference (SBVS003) for more information.

#### 8.2.2.2 Detailed Design Procedure

This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 outputs a steady supply voltage for the DAC8550. If the REF02 is used, the current it needs to supply to the DAC8550 is 250  $\mu$ A. This configuration is with no load on the output of the DAC. When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5-k $\Omega$  load on the DAC output) is calculated with Equation 5.

$$200 \,\mu\text{A} + \frac{5 \,\text{V}}{5 \,\text{k}\Omega} = 1.2 \,\text{mA} \tag{5}$$

The load regulation of the REF02 is typically 0.005%/mA, resulting in an error of 299  $\mu$ V for the 1.2-mA current drawn from it. This value corresponds to an 8.9-LSB error.




#### 8.3 System Examples

### 8.3.1 Microprocessor Interfacing

#### 8.3.1.1 DAC8550 to 8051 Interface

See Figure 56 for a serial interface between the DAC8550 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC8550, while RXD drives the serial data line of the device. The SYNC signal is derived from a bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8550, P3.3 is taken LOW. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left LOW after the first eight bits are transmitted, then a second write cycle is initiated to transmit the second byte of data. P3.3 is taken HIGH following the completion of the third write cycle. The 8051 outputs the serial data in a format that has the LSB first. The DAC8550 requires its data with the MSB as the first bit received. The 8051 transmit routine must therefore take this into account, and mirror the data as needed.




NOTE: (1) Additional pins omitted for clarity.

Figure 56. DAC8550 to 80C51 or 80L51 Interface

#### 8.3.1.2 DAC8550 to Microwire Interface

Figure 57 shows an interface between the DAC8550 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and clocked into the DAC8550 on the rising edge of the SK signal.




NOTE: (1) Additional pins omitted for clarity.

Figure 57. DAC8550 to Microwire Interface

#### 8.3.1.3 DAC8550 to 68HC11 Interface

Figure 58 shows a serial interface between the DAC8550 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the DAC8550, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to the 8051 diagram.



NOTE: (1) Additional pins omitted for clarity.

Figure 58. DAC8550 to 68HC11 Interface



### System Examples (continued)

The 68HC11 should be configured so that its CPOL bit is '0' and its CPHA bit is '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is held LOW (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DAC8550, PC7 is left LOW after the first eight bits are transferred, then a second and third serial write operation are performed to the DAC. PC7 is taken HIGH at the end of this procedure.

### 9 Power Supply Recommendations

The DAC8550 can operate within the specified supply voltage range of 2.7 V to 5.5 V. The power applied to  $V_{DD}$  should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. In order to further minimize noise from the power supply, a strong recommendation is to include a 1- $\mu$ F to 10- $\mu$ F capacitor and 0.1- $\mu$ F bypass capacitor. The current consumption on the  $V_{DD}$  pin, the short-circuit current limit, and the load current for the device is listed in the *Electrical Characteristics*. The power supply must meet the aforementioned current requirements.

### 10 Layout

#### 10.1 Layout Guidelines

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8550 offers single-supply operation and is used often in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output.

Due to the single ground pin of the DAC8550, all return currents, including digital and analog return currents for the DAC, must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

As with the GND connection,  $V_{DD}$  should be connected to a 5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, a 1- $\mu$ F to 10- $\mu$ F capacitor and 0.1- $\mu$ F bypass capacitor are strongly recommended. In some situations, additional bypassing may be required, such as a 100- $\mu$ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors, all designed to essentially low-pass filter the 5-V supply, removing the high-frequency noise.

### 10.2 Layout Example




Figure 59. Layout Diagram



### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- 2-wire, 4-mA to 20-mA Transmitter, EMC/EMI Tested Reference Design, TIDUAO7
- +5-V Precision Voltage Reference, SBVS003
- CMOS, Rail-to-Rail, I/O Operational Amplifier, SBOS180

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments. SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





20-Jan-2016

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish           | MSL Peak Temp       | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------------|---------------------|--------------|----------------------|---------|
| DAC8550IBDGKR    | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IBDGKRG4  | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IBDGKT    | ACTIVE | VSSOP        | DGK                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IBDGKTG4  | ACTIVE | VSSOP        | DGK                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IDGKR     | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IDGKRG4   | ACTIVE | VSSOP        | DGK                | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IDGKT     | ACTIVE | VSSOP        | DGK                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |
| DAC8550IDGKTG4   | ACTIVE | VSSOP        | DGK                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-2-260C-1 YEAR | -40 to 105   | D80                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

20-Jan-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Feb-2016

### TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device        |       | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DAC8550IBDGKR | VSSOP | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| DAC8550IBDGKT | VSSOP | DGK                | 8 | 250  | 180.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| DAC8550IDGKR  | VSSOP | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| DAC8550IDGKT  | VSSOP | DGK                | 8 | 250  | 180.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |

www.ti.com 13-Feb-2016



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DAC8550IBDGKR | VSSOP        | DGK             | 8    | 2500 | 367.0       | 367.0      | 38.0        |
| DAC8550IBDGKT | VSSOP        | DGK             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| DAC8550IDGKR  | VSSOP        | DGK             | 8    | 2500 | 367.0       | 367.0      | 38.0        |
| DAC8550IDGKT  | VSSOP        | DGK             | 8    | 250  | 210.0       | 185.0      | 35.0        |

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity www.ti.com/wirelessconnectivity