













DRV8837, DRV8838

SLVSBA4E -JUNE 2012-REVISED JUNE 2016

# DRV883x Low-Voltage H-Bridge Driver

#### **Features**

- H-Bridge Motor Driver
  - Drives a DC Motor or Other Loads
  - Low MOSFET On-Resistance: HS + LS  $280 \text{ m}\Omega$
- 1.8-A Maximum Drive Current
- Separate Motor and Logic Supply Pins:

 Motor VM: 0 to 11 V Logic VCC: 1.8 to 7 V

- PWM or PH-EN Interface
  - DRV8837: PWM, IN1 and IN2
  - DRV8838: PH and EN
- Low-Power Sleep Mode With 120-nA Maximum Sleep Current
  - nSLEEP pin
- Small Package and Footprint
  - 8-Pin WSON With Thermal Pad
  - $-2.0 \times 2.0 \text{ mm}$
- **Protection Features** 
  - VCC Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Thermal Shutdown (TSD)

## **Applications**

- Cameras
- **DSLR Lenses**
- Consumer Products
- Toys
- Robotics
- Medical Devices

## 3 Description

The DRV883x family of devices provides integrated motor driver solution for cameras, consumer products, toys, and other low-voltage or battery-powered motion control applications. The device can drive one dc motor or other devices like solenoids. The output driver block consists of Nchannel power MOSFETs configured as an H-bridge to drive the motor winding. An internal charge pump generates needed gate drive voltages.

The DRV883x family of devices can supply up to 1.8 A of output current. It operates on a motor power supply voltage from 0 to 11 V, and a device power supply voltage of 1.8 V to 7 V.

The DRV8837 device has a PWM (IN1-IN2) input interface; the DRV8838 device has a PH-EN input interface. Both interfaces are compatible with industry-standard devices.


Internal shutdown functions are provided for overcurrent protection, short-circuit protection, undervoltage lockout, and overtemperature.

### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE  | BODY SIZE (NOM)   |  |  |
|-------------|----------|-------------------|--|--|
| DRV8837     | WEON (9) | 2.00 mm 2.00 mm   |  |  |
| DRV8838     | WSON (8) | 2.00 mm × 2.00 mm |  |  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **DRV883x Simplified Diagram**





## **Table of Contents**

| 1 | Features 1                           | 8 Application and Implementation 13                     |
|---|--------------------------------------|---|
| 2 | Applications 1                       | 8.1 Application Information                             |
| 3 | Description 1                        | 8.2 Typical Application13                               |
| 4 | Revision History2                    | 9 Power Supply Recommendations 15                       |
| 5 | Pin Configuration and Functions 4    | 9.1 Bulk Capacitance                                    |
| 6 | Specifications5                      | 10 Layout 16  |
| • | 6.1 Absolute Maximum Ratings         | 10.1 Layout Guidelines                                  |
|   | 6.2 ESD Ratings                      | 10.2 Layout Example                                     |
|   | 6.3 Recommended Operating Conditions | 10.3 Power Dissipation                                  |
|   | 6.4 Thermal Information              | 11 Device and Documentation Support 17                  |
|   | 6.5 Electrical Characteristics 6     | 11.1 Documentation Support 17                           |
|   | 6.6 Timing Requirements 7            | 11.2 Related Links                                      |
|   | 6.7 Typical Characteristics 8        | 11.3 Receiving Notification of Documentation Updates 17 |
| 7 | Detailed Description 9               | 11.4 Community Resources                                |
| • | 7.1 Overview                         | 11.5 Trademarks 17                                      |
|   | 7.2 Functional Block Diagram         | 11.6 Electrostatic Discharge Caution 17                 |
|   | 7.3 Feature Description              | 11.7 Glossary 17  |
|   | 7.4 Device Functional Modes          | 12 Mechanical, Packaging, and Orderable Information18   |

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł       | nanges from Revision D (December 2015) to Revision E   | Page |
|----------|--|------|
| •        | Changed the threshold type to the input logic voltage parameters in the Electrical Characteristics table                                   | 6    |
| •        | Changed the units for the input logic hysteresis parameter from mV to V in the <i>Electrical Characteristics</i> table                     | 6    |
| <u>•</u> | Added the Receiving Notification of Documentation Updates section  | 17   |
| Cł       | nanges from Revision C (February 2014) to Revision D   | Page |
| •        | Clarified the input interface for each device in the <i>Description</i> section  | 1    |
| <u>.</u> | Added CDM and HBM ESD ratings to the ESD Ratings table   | 5    |
| Cł       | nanges from Revision B (December 2013) to Revision C   | Page |
| •        | Added the DRV8838 device information, specifications, and timing diagrams  | 1    |
| •        | Added Device Information table   |      |
| •        | Added a PWM interface diagram  | 1    |
| •        | Added more information to the Detailed Description and moved information from the Functional Description                                   | 9    |
| •        | Added functional block diagram for DRV8838   | 10   |
| •        | Added the Application and Implementation section   | 13   |
| •        | Added Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging and Orderable Information sections |      |






| CI | Changes from Revision A (August 2012) to Revision B | Page     |
|----|---|----------|
| •  | Changed Features section                            | 1        |
| •  | Changed Recommended Operating Conditions            | <u> </u> |
| •  | Changed Electrical Characteristics section          | 6        |
| •  | Changed Timing Requirements section                 | 7        |
| •  | Changed Power Supplies and Input Pins section       | 11       |



# 5 Pin Configuration and Functions



#### **Pin Functions**

|          | PIN                 |   |     |   |  |
|----------|---------------------|---|-----|---|--|
| NAME     | NO. DRV8837 DRV8838 |   | 1/0 | DESCRIPTION   |  |
| INAME    |                     |   |     |   |  |
| POWER AN | ND GROUND           |   |     |   |  |
| GND      | 4                   | 4 | _   | Device ground This pin must be connected to ground.   |  |
| VCC      | 8                   | 8 | I   | Logic power supply Bypass this pin to the GND pin with a 0.1-µF ceramic capacitor rated for VCC.  |  |
| VM       | 1                   | 1 | I   | Motor power supply Bypass this pin to the GND pin with a 0.1-μF ceramic capacitor rated for VM.   |  |
| CONTROL  | CONTROL             |   |     |   |  |
| EN       | _                   | 5 | 1   | ENABLE input  |  |
| IN1      | 6                   | _ | I   | IN1 input See the Detailed Description section for more information.  |  |
| IN2      | 5                   | _ | I   | IN2 input See the Detailed Description section for more information.  |  |
| PH       | _                   | 6 | I   | PHASE input See the <i>Detailed Description</i> section for more information.   |  |
| nSLEEP   | 7                   | 7 | I   | Sleep mode input When this pin is in logic low, the device enters low-power sleep mode. The device operates normally when this pin is logic high. Internal pulldown |  |
| OUTPUT   |                     |   |     |   |  |
| OUT1     | 2                   | 2 | 0   | Motor output  |  |
| OUT2     | 3                   | 3 | 0   | Connect these pins to the motor winding.  |  |

Product Folder Links: DRV8837 DRV8838

Submit Documentation Feedback



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)  $^{(1)(2)}$ 

|  |                          | MIN       | MAX       | UNIT |
|--|--------------------------|-----------|-----------|------|
| Motor power-supply voltage             | VM                       | -0.3      | 12        | V    |
| Logic power-supply voltage             | VCC                      | -0.3      | 7         | V    |
| Control pin voltage                    | IN1, IN2, PH, EN, nSLEEP | -0.5      | 7         | V    |
| Peak drive current                     | OUT1, OUT2               | Internall | y limited | Α    |
| Operating virtual junction temperature | erature, T <sub>J</sub>  | -40       | 150       | °C   |
| Storage temperature, T <sub>stg</sub>  |                          |           | 150       | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

over operating ambient temperature range (unless otherwise noted)

|                    |               |   | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V                  | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±3000 | \/   |
| V <sub>(ESD)</sub> | discharge     | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1500 | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)(1)

|                  |                                  | MIN | MAX | UNIT |
|------------------|----------------------------------|-----|-----|------|
| VM               | Motor power supply voltage       | 0   | 11  | V    |
| VCC              | Logic power supply voltage       | 1.8 | 7   | V    |
| I <sub>OUT</sub> | Motor peak current               | 0   | 1.8 | Α    |
| f <sub>PWM</sub> | Externally applied PWM frequency | 0   | 250 | kHz  |
| $V_{LOGIC}$      | Logic level input voltage        | 0   | 5.5 | V    |
| T <sub>A</sub>   | Operating ambient temperature    | -40 | 85  | °C   |

<sup>(1)</sup> Power dissipation and thermal limits must be observed.

#### 6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

|                      |  | DRV883x    |      |
|----------------------|--|------------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | DSG (WSON) | UNIT |
|                      |  | 8 PINS     |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 60.9       | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 71.4       | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 32.2       | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 1.6        | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 32.8       | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 9.8        | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal limits, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

 $T_A = 25$ °C, over recommended operating conditions unless otherwise noted

|                     | PARAMETER                                 | TEST CONDITIONS  | MIN        | TYP        | MAX       | UNIT |
|---------------------|---|--|------------|------------|-----------|------|
| POWER               | R SUPPLIES (VM, VCC)                      |  |            |            | <u> </u>  |      |
| VM                  | VM operating voltage                      |  | 0          |            | 11        | V    |
|                     | VM energing cumply current                | VM = 5 V; VCC = 3 V;<br>No PWM   |            | 40         | 100       | μΑ   |
| I <sub>VM</sub>     | VM operating supply current               | VM = 5 V; VCC = 3 V;<br>50 kHz PWM                                     |            | 0.8        | 1.5       | mA   |
| $I_{VMQ}$           | VM sleep mode supply current              | VM = 5 V; VCC = 3 V;<br>nSLEEP = 0                                     |            | 30         | 95        | nA   |
| VCC                 | VCC operating voltage                     |  | 1.8        |            | 7         | V    |
|                     | VCC an arating a supply assessed          | VM = 5 V; VCC = 3 V;<br>No PWM   |            | 300        | 500       | μА   |
| I <sub>VCC</sub>    | VCC operating supply current              | VM = 5 V; VCC = 3 V;<br>50 kHz PWM                                     |            | 0.7        | 1.5       | mA   |
| I <sub>VCCQ</sub>   | VCC sleep mode supply current             | VM = 5 V; VCC = 3 V;<br>nSLEEP = 0                                     |            | 5          | 25        | nA   |
| CONTR               | OL INPUTS (IN1 or PH, IN2 or EN, r        | nSLEEP)  |            |            |           |      |
| $V_{IL}$            | Input logic-low voltage falling threshold |  | 0.25 × VCC | 0.38 × VCC |           | V    |
| $V_{IH}$            | Input logic-high voltage rising threshold |  |            | 0.46 × VCC | 0.5 × VCC | V    |
| $V_{HYS}$           | Input logic hysteresis                    |  |            | 0.08 × VCC |           | V    |
| I <sub>IL</sub>     | Input logic low current                   | V <sub>IN</sub> = 0 V  | -5         |            | 5         | μΑ   |
|                     | Innert Innia bink arment                  | V <sub>IN</sub> = 3.3 V  |            |            | 50        | μΑ   |
| I <sub>IH</sub>     | Input logic high current                  | V <sub>IN</sub> = 3.3 V, DRV8838 nSLEEP pin                            |            | 60         |           | μΑ   |
| 2                   | Dulldour vaciations                       |  |            | 100        |           | kΩ   |
| R <sub>PD</sub>     | Pulldown resistance                       | DRV8838 nSLEEP pin   |            | 55         |           | kΩ   |
| MOTOF               | R DRIVER OUTPUTS (OUT1, OUT2)             |  |            |            |           |      |
| r <sub>DS(on)</sub> | HS + LS FET on-resistance                 | VM = 5 V; VCC = 3 V;<br>I <sub>O</sub> = 800 mA; T <sub>J</sub> = 25°C |            | 280        | 330       | mΩ   |
| I <sub>OFF</sub>    | Off-state leakage current                 | V <sub>OUT</sub> = 0 V   | -200       |            | 200       | nA   |
| PROTE               | CTION CIRCUITS                            | •  |            |            |           |      |
|                     | VCCdam.aka.aa laalaa.d                    | VCC falling  |            |            | 1.7       | V    |
| $V_{UVLO}$          | VCC undervoltage lockout                  | VCC rising   |            |            | 1.8       |      |
| I <sub>OCP</sub>    | Overcurrent protection trip level         |  | 1.9        |            | 3.5       | Α    |
| t <sub>DEG</sub>    | Overcurrent deglitch time                 |  |            | 1          |           | μS   |
| t <sub>RETRY</sub>  | Overcurrent retry time                    |  |            | 1          |           | ms   |
| T <sub>TSD</sub>    | Thermal shutdown temperature              | Die temperature T <sub>J</sub>   | 150        | 160        | 180       | °C   |

Product Folder Links: DRV8837 DRV8838

ubinit Documentation Feedback



## 6.6 Timing Requirements

 $T_{\text{A}}$  = 25°C, VM = 5 V, VCC = 3 V, RL = 20  $\Omega$ 

| NO. |                   |  |               | MIN | MAX | UNIT |
|-----|-------------------|--|---------------|-----|-----|------|
| 1   | t <sub>1</sub>    | Delay time, PHASE high to OUT1 low           |               |     | 160 | ns   |
| 2   | t <sub>2</sub>    | Delay time, PHASE high to OUT2 high          |               |     | 200 | ns   |
| 3   | t <sub>3</sub>    | Delay time, PHASE low to OUT1 high           | Coo Figure 4  |     | 200 | ns   |
| 4   | t <sub>4</sub>    | Delay time, PHASE low to OUT2 low            | See Figure 1. |     | 160 | ns   |
| 5   | t <sub>5</sub>    | Delay time, ENBL high to OUTx high           |               |     | 200 | ns   |
| 6   | t <sub>6</sub>    | Delay time, ENBL low to OUTx low             |               |     | 160 | ns   |
| 7   | t <sub>7</sub>    | Output enable time                           |               |     | 300 | ns   |
| 8   | t <sub>8</sub>    | Output disable time                          |               |     | 300 | ns   |
| 9   | t <sub>9</sub>    | Delay time, INx high to OUTx high            | See Figure 0  |     | 160 | ns   |
| 10  | t <sub>10</sub>   | Delay time, INx low to OUTx low              | See Figure 2. |     | 160 | ns   |
| 11  | t <sub>11</sub>   | Output rise time                             |               | 30  | 188 | ns   |
| 12  | t <sub>12</sub>   | Output fall time                             |               | 30  | 188 | ns   |
|     | t <sub>wake</sub> | Wake time, nSLEEP rising edge to part active |               |     | 30  | μS   |




Figure 1. Input and Output Timing for DRV8838





Figure 2. Input and Output Timing for DRV8837

Copyright © 2012–2016, Texas Instruments Incorporated



### 6.7 Typical Characteristics





## 7 Detailed Description

#### 7.1 Overview

The DRV883x family of devices is an H-bridge driver that can drive one dc motor or other devices like solenoids. The outputs are controlled using either a PWM interface (IN1 and IN2) on the DRV8837 device or a PH-EN interface on the DRV8838 device.

A low-power sleep mode is included, which can be enabled using the nSLEEP pin.

These devices greatly reduce the component count of motor driver systems by integrating the necessary driver FETs and FET control circuitry into a single device. In addition, the DRV883x family of devices adds protection features beyond traditional discrete implementations: undervoltage lockout, overcurrent protection, and thermal shutdown.

## 7.2 Functional Block Diagram




Figure 8. DRV8837 Functional Block Diagram

Copyright © 2012–2016, Texas Instruments Incorporated



## **Functional Block Diagram (continued)**




Figure 9. DRV8838 Functional Block Diagram



#### 7.3 Feature Description

### 7.3.1 Bridge Control

The DRV8837 device is controlled using a PWM input interface, also called an IN-IN interface. Each output is controlled by a corresponding input pin.

Table 1 shows the logic for the DRV8837 device.

Table 1. DRV8837 Device Logic

| nSLEEP | IN1 | IN2 | OUT1 | OUT2 | FUNCTION (DC MOTOR) |
|--------|-----|-----|------|------|---------------------|
| 0      | X   | X   | Z    | Z    | Coast               |
| 1      | 0   | 0   | Z    | Z    | Coast               |
| 1      | 0   | 1   | L    | Н    | Reverse             |
| 1      | 1   | 0   | Н    | L    | Forward             |
| 1      | 1   | 1   | L    | L    | Brake               |

The DRV8838 device is controlled using a PHASE/ENABLE interface. This interface uses one pin to control the H-bridge current direction, and one pin to enable or disable the H-bridge.

Table 2 shows the logic for the DRV8838.

Table 2. DRV8838 Device Logic

| nSLEEP | PH | EN | OUT1 | OUT2 | FUNCTION (DC MOTOR) |
|--------|----|----|------|------|---------------------|
| 0      | X  | X  | Z    | Z    | Coast               |
| 1      | X  | 0  | L    | L    | Brake               |
| 1      | 1  | 1  | L    | Н    | Reverse             |
| 1      | 0  | 1  | Н    | L    | Forward             |

#### 7.3.2 Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV883x family of devices enters a low-power sleep mode. In this state, all unnecessary internal circuitry is powered down.

#### 7.3.3 Power Supplies and Input Pins

The input pins can be driven within the recommended operating conditions with or without the VCC, VM, or both power supplies present. No leakage current path will exist to the supply. Each input pin has a weak pulldown resistor (approximately 100  $k\Omega$ ) to ground.

The VCC and VM supplies can be applied and removed in any order. When the VCC supply is removed, the device enters a low-power state and draws very little current from the VM supply. The VCC and VM pins can be connected together if the supply voltage is between 1.8 and 7 V.

The VM voltage supply does not have any undervoltage-lockout protection (UVLO) so as long as VCC > 1.8 V; the internal device logic remains active, which means that the VM pin voltage can drop to 0 V. However, the load cannot be sufficiently driven at low VM voltages.

#### 7.3.4 Protection Circuits

The DRV883x family of devices is fully protected against VCC undervoltage, overcurrent, and overtemperature events.

#### 7.3.4.1 VCC Undervoltage Lockout

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all FETs in the H-bridge are disabled. Operation resumes when the VCC pin voltage rises above the UVLO threshold.



#### 7.3.4.2 Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than  $t_{DEG}$ , all FETs in the H-bridge are disabled. Operation resumes automatically after  $t_{RETRY}$  has elapsed. Overcurrent conditions are detected on both the high-side and low-side FETs. A short to the VM pin, GND, or from the OUT1 pin to the OUT2 pin results in an overcurrent condition.

#### 7.3.4.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature falls to a safe level, operation automatically resumes.

Table 3. Fault Behavior

| FAULT                   | CONDITION                    | H-BRIDGE | RECOVERY                   |
|-------------------------|------------------------------|----------|----------------------------|
| VCC undervoltage (UVLO) | VCC < 1.7 V                  | Disabled | VCC > 1.8 V                |
| Overcurrent (OCP)       | $I_{OUT} > 1.9 A (MIN)$      | Disabled | t <sub>RETRY</sub> elapses |
| Thermal Shutdown (TSD)  | T <sub>J</sub> > 150°C (MIN) | Disabled | T <sub>J</sub> < 150°C     |

#### 7.4 Device Functional Modes

The DRV883x family of devices is active unless the nSLEEP pin is brought logic low. In sleep mode, the H-bridge FETs are disabled Hi-Z. The DRV883x is brought out of sleep mode automatically if nSLEEP is brought logic high.

The H-bridge outputs are disabled during undervoltage lockout, overcurrent, and overtemperature fault conditions.

**Table 4. Operation Modes** 

| MODE              | CONDITION               | H-BRIDGE  |
|-------------------|-------------------------|-----------|
| Operating         | nSLEEP pin = 1          | Operating |
| Sleep mode        | nSLEEP pin = 0          | Disabled  |
| Fault encountered | Any fault condition met | Disabled  |



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV883x family of devices is device is used to drive one dc motor or other devices like solenoids. The following design procedure can be used to configure the DRV883x family of devices.

### 8.2 Typical Application




Figure 10. Schematic of DRV883x Application

#### 8.2.1 Design Requirements

Table 5 lists the required parameters for a typical usage case.

**Table 5. System Design Requirements** 

| DESIGN PARAMETER     | REFERENCE        | EXAMPLE VALUE |
|----------------------|------------------|---------------|
| Motor supply voltage | VM               | 9 V           |
| Logic supply voltage | VCC              | 3.3 V         |
| Target rms current   | I <sub>OUT</sub> | 0.8 A         |

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Motor Voltage


The appropriate motor voltage depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed dc motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

#### 8.2.2.2 Low-Power Operation

When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power.



#### 8.2.3 Application Curves



#### **NOTE**

DIR\_V is an indication of the motor direction. It is not a pin of the DRV883x device.

Submit Documentation Feedback



## 9 Power Supply Recommendations

### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor-drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The power-supply capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate size of bulk capacitor.




Figure 15. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply

(1)



## 10 Layout

#### 10.1 Layout Guidelines

The VM and VCC pins should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 0.1  $\mu$ F rated for VM and VCC. These capacitors should be placed as close to the VM and VCC pins as possible with a thick trace or ground plane connection to the device GND pin.

#### 10.2 Layout Example




Figure 16. Simplified Layout Example

#### 10.3 Power Dissipation

Power dissipation in the DRV883x family of devices is dominated by the power dissipated in the output FET resistance, or  $r_{DS(on)}$ . Use Equation 1 to estimate the average power dissipation when running a stepper motor.

$$P_{TOT} = r_{DS(on)} \times (I_{OUT(RMS)})^2$$

where

- P<sub>TOT</sub> is the total power dissipation
- r<sub>DS(on)</sub> is the resistance of the HS plus LS FETs
- I<sub>OUT(RMS)</sub> is the rms or dc output current being supplied to the load

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

**NOTE** 

The value of  $r_{\text{DS}(\text{on})}$  increases with temperature, so as the device heats, the power dissipation increases.

The DRV883x family of devices has thermal shutdown protection. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Submit Documentation Feedback



## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Calculating Motor Driver Power Dissipation
- DRV8837EVM User's Guide
- DRV8838EVM User's Guide
- Independent Half-Bridge Drive with DRV8837
- Understanding Motor Driver Current Ratings

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 6. Related Links** 

| PARTS   | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT & COMMUNITY |  |
|---------|----------------|--------------|---------------------|---------------------|---------------------|--|
| DRV8837 | Click here     | Click here   | Click here          | Click here          | Click here          |  |
| DRV8838 | Click here     | Click here   | Click here          | Click here          | Click here          |  |

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution

Copyright © 2012-2016, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated





23-Jun-2016

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish (6) | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|---------------------|--------------|-------------------------|---------|
| DRV8837DSGR      | ACTIVE | WSON         | DSG                | 8    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | 837                     | Samples |
| DRV8837DSGT      | ACTIVE | WSON         | DSG                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | 837                     | Samples |
| DRV8838DSGR      | ACTIVE | WSON         | DSG                | 8    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | 838                     | Samples |
| DRV8838DSGT      | ACTIVE | WSON         | DSG                | 8    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | 838                     | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

23-Jun-2016

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2016

## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      |      | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DRV8837DSGR | WSON | DSG                | 8 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |
| DRV8837DSGT | WSON | DSG                | 8 | 250  | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |
| DRV8838DSGR | WSON | DSG                | 8 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |
| DRV8838DSGT | WSON | DSG                | 8 | 250  | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |

www.ti.com 23-Jun-2016




\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8837DSGR | WSON         | DSG             | 8    | 3000 | 210.0       | 185.0      | 35.0        |
| DRV8837DSGT | WSON         | DSG             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| DRV8838DSGR | WSON         | DSG             | 8    | 3000 | 210.0       | 185.0      | 35.0        |
| DRV8838DSGT | WSON         | DSG             | 8    | 250  | 210.0       | 185.0      | 35.0        |

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



# DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/I 06/15

NOTE: All linear dimensions are in millimeters



# DSG (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity