

FE	EATURES	DW OR NS PACKAGE
٠	Controlled Baseline	(TOP VIEW)
	 One Assembly/Test Site, One Fabrication Site 	
•	Extended Temperature Performance of –55°C to 125°C	1A1 [] 2 19 [] 2OE 2Y4 [] 3 18 [] 1Y1
•	Enhanced Diminishing Manufacturing Sources (DMS) Support	1A2 4 17 2A4 2Y3 5 16 1Y2 1A3 6 15 2A3
•	Enhanced Product-Change Notification	2Y2 7 14 1Y3
•	Qualification Pedigree (1)	1A4 [8 13] 2A2
•	2-V to 6-V V _{cc} Operation	2Y1 [9 12] 1Y4
•	Inputs Accept Voltages to 6 V	GND [10 11] 2A1

- Max t_{pd} of 7.5 ns at 5 V
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DESCRIPTION

This octal buffer and line driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AC244-EP device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – DW	Tape and reel	SN74AC244MDWREP	SAC244MEP
–55°C to 125°C	SOP – NS	Tape and reel	SN74AC244MNSREP	SAC244MEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(E	(EACH BUFFER)											
INP	UTS	OUTPUT										
ŌĒ	Α	Y										
L	Н	н										
L	L	L										
н	Х	Z										

FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SN74AC244-EP **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS723B-OCTOBER 2003-REVISED APRIL 2006



LOGIC DIAGRAM (POSITIVE LOGIC)





Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND			±200	mA
0	Deckage thermal impedance (3)	DW package		58	°C/W
θ_{JA}		kage thermal impedance ⁽³⁾ DW package 58 NS package 60	-C/W		
T _{stg}	Storage temperature range ⁽⁴⁾		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

(4) Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	6	V
		V _{CC} = 3 V	2.1		
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15		V
		$V_{CC} = 5.5 V$	3.85		
		$V_{CC} = 3 V$		0.9	
V _{IL}	Low-level input voltage	$V_{CC} = 4.5 V$		1.35	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 3 V$		-12	
I _{OH}	High-level output current	$V_{CC} = 4.5 V$		-24	mA
		V _{CC} = 5.5 V		-24	
		V _{CC} = 3 V		12	
I _{OL}	Low-level output current	V _{CC} = 4.5 V		24	mA
		V _{CC} = 5.5 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			8	ns/V
T _A	Operating free-air temperature		-55	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	M	T,	_A = 25°C	MIN MAX	MAV	UNIT	
	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	IVIIN	WAA	UNIT	
			3 V	2.9		2.9			
		I _{OH} = -50 μA	4.5 V	4.4		4.4			
N/			5.5 V	5.4		5.4		V	
V _{OH}		$I_{OH} = -12 \text{ mA}$	3 V	2.56		2.4		V	
		1 24 mA	4.5 V	3.86		3.7			
		I _{OH} = -24 mA	5.5 V	4.86		4.7			
3 V 0.1							0.1		
		I _{OL} = 50 μA	4.5 V		0.1		0.1		
V			5.5 V		0.1		0.1	V	
V _{OL}		I _{OL} = 12 mA	3 V		0.36		0.5		
		1 24 - 24	4.5 V		0.36		0.5		
		I _{OL} = 24 mA	5.5 V		0.36				
	Data inputs	$V_{I} = V_{CC}$ or GND	E E V		±0.1		±1	۸	
I _I	Control inputs	$V_{I} = V_{CC}$ or GND	5.5 V		±0.1		±1	μA	
I _{OZ}		$V_O = V_{CC}$ or GND, $V_{I(OE)} = V_{IL}$ or V_{IH}	5.5 V		±0.25		±5	μΑ	
I _{CC}		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V		4		80	μA	
Ci		$V_{I} = V_{CC}$ or GND	5 V		2.5			pF	

SN74AC244-EP **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS723B-OCTOBER 2003-REVISED APRIL 2006

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T _A = 25°C			MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	WIAA	UNIT
t _{PLH}	۸	A Y	2	6.5	9	1	12.5	20
t _{PHL}	A		2	6.5	9	1	12	ns
t _{PZH}	- OE	Y	2	6	10.5	1	11.5	ns
t _{PZL}	UE		2.5	7.5	10	1	13	
t _{PHZ}	ŌĒ	V	3	7	10	1	12.5	
t _{PLZ}		ř	2.5	7.5	10.5	1	13	ns

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5.5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Τ,	λ = 25°C		MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WIAA	
t _{PLH}	А	V	1.5	5	7	1	9.5	20
t _{PHL}		T	1.5	5	7	1	9	ns
t _{PZH}	ŌĒ	V	1.5	5	7	1	9	20
t _{PZL}	ÛE	ř	1.5	5.5	8	1	10.5	ns
t _{PHZ}	ŌĒ	v	2.5	6.5	9	1	10.5	200
t _{PLZ}		T	2	6.5	9	1	11	ns


Operating Characteristics

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	$C_{L} = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	45	pF

SN74AC244-EP OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS723B-OCTOBER 2003-REVISED APRIL 2006



PARAMETER MEASUREMENT INFORMATION

VOLIAGE WAVELOKING

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AC244MDWREP	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
SN74AC244MNSREP	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
V62/04622-01XE	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples
V62/04622-01YE	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAC244MEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

31-May-2014

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AC244-EP :

- Catalog: SN74AC244
- Military: SN54AC244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC244MDWREP	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC244MNSREP	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC244MDWREP	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC244MNSREP	SO	NS	20	2000	367.0	367.0	45.0

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated