


Sample &

Buy





SCDS003P - NOVEMBER 1992 - REVISED DECEMBER 2015

# SNx4CBT3383 10-Bit Bus-Exchange Switch

Technical

Documents

#### 1 Features

- High-Bandwidth Data Path (Up to 200 MHz)
- Low and Flat ON-State Resistance (r<sub>ON</sub>) Characteristics Over Operating Range  $(r_{ON} = 5 \Omega Typical)$
- Control Inputs Can Be Driven by TTL or 5-V and 3.3-V CMOS Outputs
- **Bidirectional Data Flow With Near-Zero** ٠ Propagation Delay
- Low Input and Output Capacitance Minimizes • Loading and Signal Distortion ( $C_{io(OFF)} = 6 \text{ pF}$ Typical)
- V<sub>CC</sub> Operating Range From 4.5 V to 5 V •
- Low Power Consumption ( $I_{CC} = 50 \mu A$  Maximum)

#### Applications 2

- **Enterprise Servers**
- **Ethernet Switches**
- Routers
- Servers
- Industrial PCs

## 3 Description

Tools &

Software

The SN74CBT3383 and SN54CBT3383 devices provide ten bits of high-speed TTL-compatible bus switching or exchanging. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay.

Support &

Community

**.**...


The devices operate as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when BX is high. The switches are connected when  $\overline{BE}$  is low.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74CBT3383DB	SSOP (24)	8.40 mm × 5.30 mm
SN74CBT3383DBQ	SSOP (24)	8.65 mm × 3.90 mm
SN74CBT3383DW	SOIC (24)	15.40 mm × 7.50 mm
SN74CBT3383PW	TSSOP (24)	7.80 mm × 4.40 mm
SNJ54CBT3383JT	CDIP (24)	32.00 mm × 6.92 mm
SN54CBT3383W	CFP (24)	14.35 × 9.08 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Features ..... 1

Applications ..... 1

Description ..... 1

Revision History..... 2

Pin Configuration and Functions ...... 3

Specifications...... 4

Absolute Maximum Ratings ...... 4

ESD Ratings ..... 4

Recommended Operating Conditions ...... 4

Thermal Information ...... 4

Switching Characteristics ...... 5

6.7 Typical Characteristics ...... 5

Detailed Description ......7

8.2 Functional Block Diagram ...... 7

2

## Table of Contents

8.3	Feature Description	8
8.4	Device Functional Modes	8
Арр	lication and Implementation	9
9.1	Application Information	9
9.2	Typical Application	9
Pow	ver Supply Recommendations	11
Lay	out	11
11.1	Layout Guidelines	11
11.2	Layout Example	11
Dev	ice and Documentation Support	12
12.1	Documentation Support	12
12.2	Related Links	12
12.3	Community Resources	12
12.4	Trademarks	12
12.5	Electrostatic Discharge Caution	12
12.6	Glossary	12
Mec	hanical, Packaging, and Orderable	
Info	rmation	12
	8.4 <b>App</b> 9.1 9.2 <b>Pow</b> <b>Lay</b> 11.1 11.2 <b>Dev</b> 12.1 12.2 12.3 12.4 12.5 12.6 <b>Mec</b>	<ul> <li>8.4 Device Functional Modes</li></ul>

## 4 Revision History

1

2

3

4

5

6

7

8

6.1

6.2

6.3

6.4

6.5

6.6

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision O (July 2004) to Revision P

Added Pin Configuration and Functions, Specifications, ESD Ratings, Detailed Description, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information......1

**ISTRUMENTS** 

EXAS

www.ti.com

Page



## 5 Pin Configuration and Functions

DB, DBQ, DW, JT, W, or PW Package 24-Pin SSOP, SOIC, CDIP, CFP, or TSSOP Top View						
BE	1 U	24	Vcc			
1B1 [	2	23	5B2			
1A1 [	3	22	5A2			
1A2 🛛	4	21	5A1			
1B2 🛛	5	20	5B1			
2B1 [	6	19	4B2			
2A1 [	7	18	4A2			
2A2 🛛	8	17	4A1			
2B2	9	16	4B1			
3B1 [	10	15	3B2			
3A1 [	11	14	] 3A2			
GND	12	13	]вх			

### **Pin Functions**

PIN		I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	BE	I	Active-low input enable pin		
2	1B1	I/O	Transceiver I/O pin		
3	1A1	I/O	Transceiver I/O pin		
4	1A2	I/O	Transceiver I/O pin		
5	1B2	I/O	Transceiver I/O pin		
6	2B1	I/O	Transceiver I/O pin		
7	2A1	I/O	Transceiver I/O pin		
8	2A2	I/O	Transceiver I/O pin		
9	2B2	I/O	Transceiver I/O pin		
10	3B1	I/O	Transceiver I/O pin		
11	3A1	I/O	Transceiver I/O pin		
12	GND	—	Ground		
13	BX	I	Output select pin		
14	3A2	I/O	Transceiver I/O pin		
15	3B2	I/O	Transceiver I/O pin		
16	4B1	I/O	Transceiver I/O pin		
17	4A1	I/O	Transceiver I/O pin		
18	4A2	I/O	Transceiver I/O pin		
19	4B2	I/O	Transceiver I/O pin		
20	5B1	I/O	Transceiver I/O pin		
21	5A1	I/O	Transceiver I/O pin		
22	5A2	I/O	Transceiver I/O pin		
23	5B2	I/O	Transceiver I/O pin		
24	V <sub>CC</sub>	_	Power pin		

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	7	V
I <sub>O</sub>	Continuos channel current		128	mA
I <sub>IK</sub>	Input clamp current (V <sub>I/O</sub> <0)		-50	mA
TJ	Junction temperature	-65	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
VIH	High-level input voltage		2.0		V
VIL	Low-level input voltage			0.8	V
-	T <sub>A</sub> Operating free-air temperature	SN74CBT3383	0	70.0	°C
IA		SN54CBT3383	-55.0	125.0	

### 6.4 Thermal Information

		SN74CBT3383				
	THERMAL METRIC <sup>(1)</sup>	DB (SSOP)	DBQ (SSOP)	DW (SOIC)	PW (TSSOP)	UNIT
		24 PINS	24 PINS	24 PINS	24 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	63.0	61.0	46.0	88.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.5	22.1	19.9	26.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.0	-	19.33	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARA	PARAMETER TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT			
VIK		$V_{CC} = 4.5 \text{ V}, \text{ I}_{\text{I}} =$	= –18 mA					-1.2	V
				SN54CBT3383	3			±5	
1		$v_{\rm CC} = 5.5 \ v, \ v_{\rm I}$	= 5.5 V or GND	SN74CBT3383	3			±1	μA
I <sub>CC</sub>		$V_{CC}$ = 5.5 V, I <sub>O</sub>	= 0, $V_I = V_{CC}$ or GNI	)				50	μA
$\Delta I_{CC}^{(2)}$	Control inputs	$V_{CC} = 5.5 V,$ One input at 3.4 Other inputs at	•				2.5	mA	
<u>_</u>	Control	$V_{I} = 3 V \text{ or } 0$		SN74CBT3383	3		3		pF
Ci	inputs	V <sub>I</sub> = 2.5 V		SN54CBT3383				5	
0		$V_0 = 3 V \text{ or } 0, \overline{R}$	BE = V <sub>CC</sub>	SN74CBT3383	3		6		pF
C <sub>io(OFF)</sub>		$V_0 = 2.5 \text{ V}, \overline{\text{BE}}$	= V <sub>CC</sub>	SN54CBT3383	3			6	
				L 64 m A	SN54CBT3383		5	9.2	
		$V_{CC} = 4.5 V$ $V_{I} = 2.4 V, I_{I} = 15 mA$	$V_1 = 0$	I <sub>I</sub> = 64 mA	SN74CBT3383		5	7	
r <sub>on</sub> <sup>(3)</sup>				I <sub>I</sub> = 30 mA	SN74CBT3383		5	7	Ω
			V <sub>1</sub> = 2.4 V, I <sub>1</sub> = 15 SN54CBT338	3		10	17		
			SN74CBT3383	3		10	15		

(1) Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

(2) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

(3) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.


## 6.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
+ (1)	A ar D	DanA	SN54CBT3383		1.5	
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A	SN74CBT3383		0.25	ns
•	DY	A or D	SN54CBT3383	1	10.2	~~~
t <sub>pd</sub>	BX	A or B	SN74CBT3383	1	9.2	ns
	BE	A an D	SN54CBT3383	1	10.8	
t <sub>en</sub>	BE	A or B	SN74CBT3383	1	8.6	ns
	BE	A or D	SN54CBT3383	1	8.2	20
t <sub>dis</sub>	BE	A or B	SN74CBT3383	1	7.5	ns


(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## 6.7 Typical Characteristics





## 7 Parameter Measurement Information



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ . G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

## Figure 2. Load Circuit and Voltage Waveforms

6




## 8 Detailed Description

### 8.1 Overview

The SNX4CBT3383 provides ten high-speed CMOS TTL-compatible bus switches. The low ON-resistance of the SNX4CBT3383 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Bus Enable (BE) signal turns the switches on. The Bus Exchange (BX) signal provides nibble swap of the 1A and 1B pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a 5-wide, 2-to-1 multiplexer, to create low delay barrel shifters, and so forth.

## 8.2 Functional Block Diagram



TEXAS INSTRUMENTS

www.ti.com

#### 8.3 Feature Description

### 8.3.1 Bidirectional Data Flow With Near-Zero Propagation Delay

The SN74CBT3383 features a low propagation delay or  $t_{pd}$  that works great for multiple rail information transfer from 1A1to 1B1 and 1A2 to 1B2 for example. However, the SNX4CBT3383 also features BUS exchange functionality, which allows for bidirectional data transfers from the inputs and outputs connected on the B side. By enabling the BX pin, the outputs are now crossed, or exchanged, and data can now flow from 1A1 to 1B2 and 1A2 to 1B1 with little to no propagation delay. This can be used to enable byte swapping of buses within a system or to create a 5-wide, 2-to-1 multiplexer.

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4CBT3383.

INPUTS		INPUTS / OUTPUT		
BE	BX	1A1-5A1	1A2-5A2	
L	L	1B1-5B1	1B2-5B2	
L	Н	1B2-5B2	1B1-5B1	
Н	Х	Z	Z	

#### Table 1. Function Table

8



## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74CBT3383 can be used to multiplex up to 5 channels simultaneously in a 2:1 configuration. The application shown here is a 2-bit bus being multiplexed between two devices. The BE and BX pins are used to control the chip from the bus controller. This is a very generic example, and could apply to many situations. If an application requires only one bit control or exchange, remember to tie the unused bit to high or low. By using another bus controller you can enable exchange across A1 and A2 to B1 and B2, allowing for greater system communication.

## 9.2 Typical Application




Figure 3. 1:2 Multiplexer or Bus and Selector Using 1 Bus Controller

#### 9.2.1 Design Requirements

- 1. Recommended Input Conditions:
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in *Recommended Operating Conditions*.
- 2. Recommended Output Conditions:
  - Load currents must not exceed 128 mA per channel.
- 3. Frequency Selection Criterion:
  - Maximum frequency tested is 200 MHz.
  - Added trace resistance and capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*.

TEXAS INSTRUMENTS


## **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

The 2-bit bus is connected directly to the 1A1, 1A2 on the SN74CBT3383, which essentially combines in the bus controller to form a single input or split bus bits. When BE is low and BX is low, the selected bus is using 1A1 and 1B1 as inputs and outputs. This means that Device 1 is connected to the bus controller and Device 2 is connected to Device 3 when BE is low and BX is low. While keeping BE low and using BX high, we can enable communication from the bus controller to Device 2 and from Device 1 to Device 3. This setup is especially useful when two controllers or devices need to share the same data from Device 1 and Device 2 and the bus addresses are limited or hard coded.

The 0.1-µF capacitor on V<sub>CC</sub> is a decoupling capacitor and should be placed as close as possible to the device.

#### 9.2.3 Application Curve







## **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. Each V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If multiple pins are labeled V<sub>CC</sub>, then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each V<sub>CC</sub> because the V<sub>CC</sub> pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V<sub>CC</sub> and V<sub>DD</sub>, a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 11 Layout

## 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 5 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

## 11.2 Layout Example




Figure 5. Trace Example

TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see Voltage Clamps Made Easy, SCEA045.

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2, Related Links

PARTS PRODUCT FOLDER		SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY			
SN74CBT3383	Click here	Click here	Click here	Click here	Click here			
SN54CBT3383	Click here	Click here	Click here	Click here	Click here			

### **12.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



25-Oct-2016

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9668801QKA	(1) ACTIVE	CFP	W	24	1	(2) TBD	(6) A42	(3) N / A for Pkg Type	-55 to 125	(4/5) 5962-9668801QK A SNJ54CBT3383W	Samples
5962-9668801QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9668801QL A SNJ54CBT3383JT	Samples
SN74CBT3383DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74CBT3383DBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBT3383	Samples
SN74CBT3383DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383	Samples
SN74CBT3383DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383	Samples
SN74CBT3383DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383	Samples
SN74CBT3383DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT3383	Samples
SN74CBT3383PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383	Samples
SN74CBT3383PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74CBT3383PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383	Samples
SN74CBT3383PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CU383	Samples
SNJ54CBT3383JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9668801QL A SNJ54CBT3383JT	Samples
SNJ54CBT3383W	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9668801QK A SNJ54CBT3383W	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



25-Oct-2016

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54CBT3383, SN74CBT3383 :

Catalog: SN74CBT3383

• Military: SN54CBT3383

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



## PACKAGE OPTION ADDENDUM

25-Oct-2016

Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT3383DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBT3383DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74CBT3383DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBT3383PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

19-Dec-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT3383DBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0
SN74CBT3383DBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74CBT3383DWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74CBT3383PWR	TSSOP	PW	24	2000	367.0	367.0	38.0

## **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

## JT (R-GDIP-T\*\*)

## **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
   E. Falls within Mil-Std 1835 GDFP2-F20



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated