SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74' family is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### **FUNCTION TABLE**

	INPUT		OUTPUTS				
PRE	CLR	CLK	D	α	ā		
L	Н	×	Х	Н	L		
н	L	×	Х	L	H.		
Ł	L	X	Х	нt	H		
н	Н	Ť	Н	н	L		
н	н	t	L	L	Н		
н	Н	L	Х	Q <sub>0</sub> .	$\overline{a}_0$		

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels in  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.


#### logic symbol<sup>‡</sup>




<sup>&</sup>lt;sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5474...J PACKAGE
SN54LS74A, SN54S74...J OR W PACKAGE
SN7474...N PACKAGE
SN74LS74A, SN74S74...D OR N PACKAGE
(TOP VIEW)



# SN5474 . . . W PACKAGE (TOP VIEW)




# SN54LS74A, SN54S74 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic diagram (positive logic)



Copyright © 1988, Texas Instruments Incorporated







SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

### schematics of inputs and outputs

74




**'S74** 



SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

#### schematic

#### 'LS74A



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: '74, 'S74	5.5 V
'LS74A	
Operating free-air temperature range: SN54'	55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

				SN547	4		SN7474		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			8.0	V
ЮН	High-level output current			-	- 0.4			- 0.4	mA
IOL	Low-level output current				16			16	mA
		CLK high	30			30			]
tw	Pulse duration	CLK low	37			37			ns
**		PRE or CLR low	30			30			
t <sub>su</sub>	Input setup time before CLK†		20			20			ns
th	Input hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_				SN5474			UNIT		
PA	RAMETER	1	EST CONDITIO	NS	MIN	TYP\$	MAX	MIN	TYP#	MAX	UNIT
VIK		VCC = MIN,	I <sub>1</sub> = - 12 mA				- 1.5			1.5	٧
Vон		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4		2.4	3.4		٧
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	V
ij.		VCC = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
	D						40			40	1 .
чн	CLR	1	V = 2.4.V				120			120	μΑ
•••	All Other	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V				80			80	l
	D						- 1.6			- 1.6	
	PRE §	1					- 1.6			- 1.6	mA
IIL	CLR §	VCC = MAX,	$V_1 = 0.4 \text{ V}$		-		- 3.2			- 3.2	] """
	CLK	1					- 3.2			- 3.2	
los1		V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA
I <sub>CC</sub> #		V <sub>CC</sub> = MAX,	See Note 2			8.5	15		8.5	15	mΑ

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# switching charateristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				15	25		MHz
<sup>†</sup> PLH		-				25	ns
	PRE or CLR	Q or Q	$R_L = 400 \Omega$ , $C_L = 15 pF$			40	ns
tPHL					14	25	ns
tPLH t	CLK	Q or Q			20	40	ns
tPHL	i						

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>&</sup>lt;sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup>Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

<sup>#</sup>Average per flip-flop.

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

### recommended operating conditions

			St	154LS7	4A		SN74LS	74A	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			8.0	V
ЮН	High-level output current				- 0.4			- 0.4	mA
lOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			ns
t <sub>W</sub>	Pulse duration	PRE or CLR low	25			25			113
		High-level data	20			20			ns
t <sub>su</sub>	Setup time-before CLK1	Low-level data	20			20			
th	Hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature	-	- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<del> </del>					S	N54LS7	4A	SI	UNIT		
P	ARAMETER	TES	T CONDITIONS <sup>1</sup>		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	CIVIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = 18 mA				- 1.5			- 1.5	٧
V <sub>OH</sub>		V <sub>CC</sub> = MIN, I <sub>OH</sub> = 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = MAX,	2.5	3.4		2.7	3.4		٧
.,		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	V
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,					0.35	0.5	
_	D or CLK						0.1			0.1	mA
lį.	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.2			0.2	111/5
	D or CLK						20			20	μА
ЧН	CLR or PRE	V <sub>CC</sub> = MAX,	$V_{\parallel} = 2.7 \text{ V}$				40			40	
	D or CLK						- 0.4			- 0.4	mA
IIL	CLR or PRE	V <sub>CC</sub> = MAX,	$V_{\parallel}$ = 0.4 $V$				- 0.8			- 0.8	'''
los§	•	V <sub>CC</sub> = MAX,	See Note 4		- 20		100	- 20		- 100	mA
ICC (To	otal)	V <sub>CC</sub> = MAX,	See Note 2			4	8		4	8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	TYP	MAX	UNIT	
fmax					25	33		MHz
tPLH		Q or $\overline{\mathbf{Q}}$	$R_L = 2 k\Omega$ ,	C լ = 15 pF		13	25	ns
t <sub>PHL</sub>	CLR, PRE or CLK	Q or Q				25	40	ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

				SN54S7	14		SN74S7	4	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	٧
ЮН	High-level output current			- 1			- 1	mA	
IOL	Low-level output current				20			20	mA
		CLK high	6			6			
tw	Pulse duration	CLK low	7.3			7.3			ns
•		CLR or PRE low	7			7			<u> </u>
		High-level data	3			3			ns
t <sub>su</sub>	Setup time, before CLK f	Low-level data	3			3			1113
th	Input hold time - data after CLK †		2			2			ns
TA	Operating free-air temperature				125	0		70	°c

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				-+		SN54S74	1		SN74S7	4	UNIT
PAF	RAMETER		TEST CONDITION	Si	MIN	ТҮР‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA,				- 1.2			- 1.2	٧
Voн		V <sub>CC</sub> = MIN, 1 <sub>OH</sub> = -1 mA	V <sub>IH</sub> = 2 V, V	1L = 0.8 V,	2.5	3.4		2.7	3.4		٧
VOL	·	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA	V <sub>1H</sub> = 2 V, V	/IL = 0.8 V,			0.5			0.5	٧
† <sub>1</sub>		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	D						50			50	
lін	CLR	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				150			150	μА
	PRE or CLK		·				100			100	
	D						<b>– 2</b>			- 2	
	CLR¶						- 6			- 6	mA
կլ	PRE¶	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V				4			<b>-4</b>	""
	CLK						- 4			<b>– 4</b>	
loss		V <sub>CC</sub> = MAX			- 40		- 100	- 40		- 100	mA
ICC#		V <sub>CC</sub> = MAX,	See Note 2			15	25		15	25	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is

### switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				75	110		MHz
tPLH	PRE or CLR	Q or Q			4	6	ns
7 1-11	PRE or CLR (CLK high)			_	9	13.5	ns
<sup>t</sup> PHL -	PRE or CLR (CLK low)	ā or a	$R_L = 280 \Omega$ , $C_L = 15$	o pr	5	8	113
<sup>t</sup> PLH		_			6	9	ns
tput	CLK	Q or Q			6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ}\text{C}$ .

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

<sup>1</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>#</sup>Average per flip-flop.





17-Dec-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
JM38510/00205BCA	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
JM38510/00205BDA	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
JM38510/00205BDA	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
JM38510/07101BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BCA	Samples
JM38510/07101BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BCA	Samples
JM38510/07101BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BDA	Samples
JM38510/07101BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BDA	Samples
JM38510/30102B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30102B2A	Samples
JM38510/30102B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30102B2A	Samples
JM38510/30102BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BCA	Samples
JM38510/30102BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BCA	Samples
JM38510/30102BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BDA	Samples
JM38510/30102BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BDA	Samples
JM38510/30102SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S CA	Samples
JM38510/30102SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S CA	Samples
JM38510/30102SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S DA	Samples
JM38510/30102SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S DA	Samples
M38510/07101BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BCA	Samples





www.ti.com

17-Dec-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
M38510/07101BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BCA	Samples
M38510/07101BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BDA	Samples
M38510/07101BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07101BDA	Samples
M38510/30102B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30102B2A	Samples
M38510/30102B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30102B2A	Samples
M38510/30102BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BCA	Sample
M38510/30102BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BCA	Sample
M38510/30102BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BDA	Sample
M38510/30102BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30102BDA	Sample
M38510/30102SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S CA	Sample
M38510/30102SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S CA	Sample
M38510/30102SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S DA	Sample
M38510/30102SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/30102S DA	Sample
SN5474J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN5474J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN54LS74AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS74AJ	Sample
SN54LS74AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS74AJ	Sample
SN54S74J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S74J	Sample
SN54S74J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S74J	Sample
SN7474DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		



www.ti.com

17-Dec-2015

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN7474DR	OBSOLETE	SOIC	Drawing	14	Qty	(2) TBD	(6) Call TI	(3) Call TI	0 to 70	(4/5)	
									0 to 70		
SN7474N	OBSOLETE		N	14		TBD	Call TI	Call TI	0 to 70		
SN7474N	OBSOLETE		N	14		TBD	Call TI	Call TI	0 to 70		
SN7474N3	OBSOLETE		N	14		TBD	Call TI	Call TI	0 to 70		
SN7474N3	OBSOLETE		N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS74AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS74A	Samples
SN74LS74ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS74A	Samples
SN74LS74ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS74A	Samples
SN74LS74AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN74LS74AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN74LS74AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS74AN	Samples
SN74LS74AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS74AN	Samples



www.ti.com

17-Dec-2015

Orderable Device	Status	Package Type	_	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS74AN3	OBSOLETE		N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS74AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS74ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS74AN	Sample
SN74LS74ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS74AN	Sample
SN74LS74ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS74A	Sampl
SN74LS74ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS74A	Sampl
SN74LS74ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS74A	Sampl
SN74LS74ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS74A	Sampl
SN74S74D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		S74	Samp
SN74S74D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S74	Samp
SN74S74N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S74N	Samp
SN74S74N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S74N	Samp
SN74S74N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74S74N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74S74NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S74N	Samp
SN74S74NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S74N	Samp
SN74S74NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		74S74	Samp
SN74S74NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		74S74	Samp
SNJ5474J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5474J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5474W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		





www.ti.com 17-Dec-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ5474W	OBSOLETE	E CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS74AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 74AFK	Samples
SNJ54LS74AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 74AFK	Samples
SNJ54LS74AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS74AJ	Samples
SNJ54LS74AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS74AJ	Samples
SNJ54LS74AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS74AW	Samples
SNJ54LS74AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS74AW	Samples
SNJ54S74J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S74J	Samples
SNJ54S74J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S74J	Samples
SNJ54S74W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S74W	Samples
SNJ54S74W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S74W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





17-Dec-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5474, SN54LS74A, SN54LS74A-SP, SN54S74, SN7474, SN74LS74A, SN74S74:

Catalog: SN7474, SN74LS74A, SN54LS74A, SN74S74

Military: SN5474, SN54LS74A, SN54S74

Space: SN54LS74A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS74ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LS74ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74S74NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 8-Apr-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS74ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LS74ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74S74NSR	SO	NS	14	2000	367.0	367.0	38.0

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity