



Sample &

Buy







SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014

# SN74LVCR2245A Octal Bus Transceiver with 3-State Outputs

#### 1 Features

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}\ \text{of}\ 6.3\ \text{ns}\ \text{at}\ 3.3\ \text{V}$
- All Outputs Have Equivalent 26-Ω Series • Resistors, So No External Resistors are Required
- Typical V<sub>OLP</sub> (Output Ground Bounce) • < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Live Insertion, Partial-Power-Down . Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 1000-V Charged-Device Model

#### Simplified Schematic 4

# 2 Applications


- Wearable Health and Fitness Devices
- **Network Switches**
- Servers
- Tests and Measurements

# 3 Description

The SN74LVCR2245A device is an octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$ operation.

Device Information <sup>(1)</sup>									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	SSOP (20)	8.65 mm × 3.90 mm							
	TVSSOP (20)	5.00 mm × 4.40 mm							
SN74LVCR2245A	VQFN (20)	4.50 mm × 3.50 mm							
	SOIC (20)	12.80 mm × 7.50 mm							
	TSSOP (20)	6.50 mm × 4.40 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**To Seven Other Channels** 



2

# **Table of Contents**

9

9.1

9.2 9.3

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	Handling Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics, -40°C to 85°C7
	7.7	Switching Characteristics, -40°C to 125°C8
	7.8	Operating Characteristics
	7.9	Typical Characteristics 8
8	Para	ameter Measurement Information

# 5 Revision History

CI	ble, Typical Characteristics, Feature Description section, Device Functional Modes, Application and         plementation section, Power Supply Recommendations section, Layout section, Device and Documentation         ipport section, and Mechanical, Packaging, and Orderable Information section.         1         ileted Ordering Information table.         1         ianged I <sub>off</sub> bullet in Features section.         1         ianged MAX operating temperature to 125°C in Recommended Operating Conditions table.			
•	Added Applications, Device Information table, Pin Functions table, Handling Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1		
•	Deleted Ordering Information table.	1		
•	Changed I <sub>off</sub> bullet in <i>Features</i> section	1		
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	6		
•	Added –40°C to 125°C temperature range to <i>Electrical Characteristics</i> table	7		
•	Changed Switching Characteristics, –40°C to 85°C table.	7		
•	Added Switching Characteristics. –40°C to 125°C table.	8		

# EXAS STRUMENTS

Detailed Description ..... 10 

14 Mechanical, Packaging, and Orderable

Information ..... 13

Functional Block Diagram ..... 10

Feature Description..... 10 9.4 Device Functional Modes...... 10 10 Application and Implementation...... 11 10.1 Application Information..... 11 10.2 Typical Application ..... 11 11 Power Supply Recommendations ...... 12 12 Layout..... 12 12.1 Layout Guidelines ..... 12 12.2 Layout Example ..... 12 13 Device and Documentation Support ...... 13 13.1 Trademarks ..... 13 13.2 Electrostatic Discharge Caution ...... 13 

#### Page


#### www.ti.com



# SCAS581N – NOVEMBER 1996 – REVISED NOVEMBER 2014

## 6 Pin Configuration and Functions

DB, DBQ, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)




#### **Pin Functions**

PIN		TVDE						
NO.	NAME	TYPE	DESCRIPTION					
1	DIR	I	Direction Pin					
2	A1	I/O	A1 Input or Output					
3	A2	I/O	A2 Input or Output					
4	A3	I/O	A3 Input or Output					
5	A4	I/O	A4 Input or Output					
6	A5	I/O	A5 Input or Output					
7	A6	I/O	A6 Input or Output					
8	A7	I/O	A7 Input or Output					
9	A8	I/O	A8 Input or Output					
10	GND	—	Ground Pin					
11	B8	I/O	B8 Input or Output					
12	B7	I/O	B7 Input or Output					
13	B6	I/O	B6 Input or Output					
14	B5	I/O	B5 Input or Output					
15	B4	I/O	B4 Input or Output					
16	B3	I/O	B3 Input or Output					
17	B2	I/O	B2 Input or Output					
18	B1	I/O	B1 Input or Output					
19	OE	I	Output Enable					
20	V <sub>CC</sub>	_	Power Pin					



#### GQN OR ZQN PACKAGE (TOP VIEW)



## Table 1. Pin Assignments

	1	2	3	4
Α	A1	DIR	V <sub>CC</sub>	OE
В	A3	B2	A2	B1
С	A5	A4	B4	B3
D	A7	B6	A6	B5
Е	GND	A8	B8	B7



#### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	Supply voltage range			
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>			6.5	V
Vo	Voltage range applied to any output in the high	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>			
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Ι <sub>Ο</sub>	Continuous output current	Continuous output current			mA
	Continuous current through $V_{\text{CC}}$ or GND			±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	Storage temperature range			
	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	M
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014

www.ti.com

ISTRUMENTS

EXAS

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
.,	Output voltage	High or low state	0	V <sub>CC</sub>	.,
Vo		3-state	0	5.5	V
		V <sub>CC</sub> = 1.65 V		-2	
		V <sub>CC</sub> = 2.3 V		-4	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		V <sub>CC</sub> = 1.65 V		2	
		V <sub>CC</sub> = 2.3 V		4	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		8	mA
		$V_{CC} = 3 V$		12	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

						1	1		
	THERMAL METRIC <sup>(1)</sup>	DW	DBQ	DGV	DB	NS	PW	RGY	UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	88.3	94.7	114.7	94.5	74.7	102.5	41.4	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.1	47.9	29.8	56.2	40.5	35.9	47.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.9	45.0	56.2	49.7	42.3	53.5	17.1	
Ψյт	Junction-to-top characterization parameter	20.0	11.0	0.8	18.1	14.3	2.2	1.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	50.5	44.6	55.5	49.2	41.9	52.9	17.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	_	_	_	_	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Copyright © 1996-2014, Texas Instruments Incorporated



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAME		TEST CONDITIONS	V	TA = 2	5°C	-40	0°C to 85°C	-40	)°C to 125	5°C	UNIT
E	R	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	<sup>1)</sup> MAX	MIN	TYP <sup>(1)</sup> MA	X MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2		V <sub>CC</sub> – 0.2			
		I <sub>OH</sub> = -2 mA	1.65 V	1.2		1.2		1.2			
		1 4 4	2.3 V	1.7		1.7		1.7			
V <sub>OH</sub>		$I_{OH} = -4 \text{ mA}$	2.7 V	2.2		2.2		2.2			V
		I <sub>OH</sub> = -6 mA	3 V	2.4		2.4		2.4			
		I <sub>OH</sub> = –8 mA	2.7 V	2		2		2			
		I <sub>OH</sub> = -12 mA	3 V	2		2		2			
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2		C	.2		0.2	
		I <sub>OL</sub> = 2 mA	1.65 V		0.45		0.4	5		0.45	
		I <sub>OL</sub> = 4 mA	2.3 V		0.7		C	.7		0.7	V
V <sub>OL</sub>			2.7 V		0.4		C	.4		0.4	
		I <sub>OL</sub> = 6 mA	3 V		0.55		0.	5		0.55	
		I <sub>OL</sub> = 8 mA	2.7 V		0.6		C	.6		0.6	
		I <sub>OL</sub> = 12 mA	3 V		0.8		C	.8		0.8	I
կ	Contr ol inputs	V <sub>1</sub> = 0 to 5.5 V	3.6 V		±5		:	:5		±5	μA
l <sub>off</sub>		$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0		±10		±	0		±10	μA
I <sub>OZ</sub> <sup>(2)</sup>		V <sub>O</sub> = 0 to 5.5 V	3.6 V		±10		±	0		±10	μA
		$V_{I} = V_{CC}$ or GND	3.6 V		10			0		10	
I <sub>CC</sub>		$\frac{V_{\rm I} + V_{\rm I} + V_{\rm I}}{3.6  \rm V \le V_{\rm I} \le 5.5  \rm V^{(3)}}  I_{\rm O} = 0$	3.0 V		10			0		10	μA
∆l <sub>CC</sub>		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V		500		5	00		500	μA
Ci	Contr ol inputs	$V_{I} = V_{CC}$ or GND	3.3 V		4						pF
	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V	5.	5						pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. (2) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. (3) This applies in the disabled state only.

#### 7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V <sub>CC</sub> = 1.8 V ± 0.15 V						V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A		10.9		7.9	1	7.3	1.5	6.3	ns
t <sub>en</sub>	OE	A or B		12.6		9.6	1	9.5	1.5	8.2	ns
t <sub>dis</sub>	OE	A or B		12.1		7.8	1	8.5	1.7	7.8	ns
t <sub>sk(o)</sub>				1		1		1		1	ns

# 7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER FROM (INPUT)				V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V ± 0.15 V ± 0.2 V		V <sub>CC</sub> = ± 0	V <sub>CC</sub> = 3.3 V ± 0.3 V		
		(001-01)	MIN MAX	MIN MA	K MIN MA	X MIN	MAX		
t <sub>pd</sub>	A or B	B or A	12.4	1	3 0	.3 1.5	7.3	ns	
t <sub>en</sub>	OE	A or B	14.1	11.	7 10	.5 1.5	9.2	ns	
t <sub>dis</sub>	OE	A or B	13.6	9.	9 9	.5 1.7	8.8	ns	
t <sub>sk(o)</sub>			1		1	1	1.5	ns	

### 7.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	43	43	48	рF
C <sub>pd</sub> p	per transceiver	Outputs disabled		1	1	4	рг


## 7.9 Typical Characteristics





V


#### 8 Parameter Measurement Information




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS			•	-	N
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V ± 0.15 V	Vcc	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V


**Timing Input** 





**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS



VM

#### ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms

### 9 Detailed Description

#### 9.1 Overview

This octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVCR2245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.


All outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 9.2 Functional Block Diagram



To Seven Other Channels

Figure 4. Logic Diagram (Positive Logic)

#### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down-voltage translation
- Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V

#### 9.4 Device Functional Modes

Table	2. F	Function	Table
-------	------	----------	-------

INP	UTS	
OE	DIR	OPERATION
L	L	B data to A bus
L	н	A data to B bus
Н	Х	Isolation



### **10** Application and Implementation

#### **10.1** Application Information

This 8-bit octal noninverting bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **10.2 Typical Application**




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{II}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014


www.ti.com

**NSTRUMENTS** 

FXAS

#### **Typical Application (continued)**

#### 10.2.3 Application Curves



#### **11 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example







### **13** Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Oct-2015

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCR2245ADBQRG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 125		
SN74LVCR2245ADBQR	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125		
SN74LVCR2245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LER245A	Samples
SN74LVCR2245AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LER245A	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

# PACKAGE OPTION ADDENDUM



www.ti.com

15-Oct-2015

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE**: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCR2245ADBQR	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVCR2245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCR2245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCR2245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCR2245ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1
SN74LVCR2245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCR2245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LVCR2245AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


1-Nov-2016



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCR2245ADBQR	SSOP	DBQ	20	2500	367.0	367.0	38.0
SN74LVCR2245ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVCR2245ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVCR2245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCR2245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCR2245APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCR2245ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LVCR2245AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N20)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated