


SCES574C-JUNE 2004-REVISED AUGUST 2005

FEATURES

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V_{cc} Operation
- Typical t_{pd} = 5.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 5 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at V_{CC} = 5 V, T_A = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports

DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)								
OE [1D [2D [3D [4D [5D [7D [8D [6ND [1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V _{CC} 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q LE					

- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN74LV573AT is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

T _A	P/	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	SN74LV573ATRGYR	VV573		
S	SOIC – DW	Tube	SN74LV573ATDW	LV573AT		
	3010 - 010	Tape and reel	SN74LV573ATDWR	- LV573AT		
	SOP – NS	Tape and reel	SN74LV573ATNSR	74LV573AT		
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LV573ATDBR	LV573AT		
	TSSOP – PW	Tube	SN74LV573ATPW	LV573AT		
	1330P - PW	Tape and reel	SN74LV573ATPWR			
TVSOP – DGV		Tape and reel	SN74LV573ATDGVR	LV573AT		

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LV573AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES574C-JUNE 2004-REVISED AUGUST 2005

TEXAS INSTRUMENTS www.ti.com

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


To ensure the high-impedance state during power up or power down, \overline{OE} shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE (EACH LATCH)									
INPUTS OUTPUTS									
OE	LE	Q							
L	Н	Н	Н						
L	н	L	L						
L	L	Х	Q ₀						
Н	Х	Х	Z						

LOGIC DIAGRAM (POSTIVE LOGIC)



2

SCES574C-JUNE 2004-REVISED AUGUST 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedan	ce or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range applied in the high or low state ⁽²⁾⁽³⁾	3)	-0.5	$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
		DB package ⁽⁴⁾		70	
		DGV package ⁽⁴⁾		92	
0	Decks we theread introduces	DW package ⁽⁴⁾		58	00000
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾		60	4
		PW package ⁽⁴⁾		83	
		RGYpackage ⁽⁵⁾		37	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage	V_{CC} = 4.5 V to 5.5 V	2		V
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V		0.8	V
VI	Input voltage		0	5.5	V
		High or low state	0	V _{CC}	V
Vo	Output voltage	3-state	0	5.5	V
I _{OH}	High-level output current	V_{CC} = 4.5 V to 5.5 V		-16	mA
I _{OL}	Low-level output current	V_{CC} = 4.5 V to 5.5 V		16	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	V_{CC} = 4.5 V to 5.5 V		20	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LV573AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES574C-JUNE 2004-REVISED AUGUST 2005

TEXAS INSTRUMENTS www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	Т,	₄ = 25°C		T _A = −40°C to 85°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
\/	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		V
V _{OH}	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			3.8		v
N/	I _{OL} = 50 μA	4.5 V		0	0.1		0.1	V
V _{OL}	I _{OL} = 16 mA	4.5 V			0.55		0.55	v
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5	μΑ
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		20	μΑ
$\Delta I_{CC}^{(1)}$	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5	mA
I _{off}	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0			0.5		5	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$			4.5				pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	5°C	T _A = -4 to 85	₩0°C °C	UNIT	
		MIN MAX		MIN	MAX		
t _w	Pulse duration, LE high	6.5		8.5		ns	
t _{su}	Setup time, data before LE \downarrow	1.5		1.5		ns	
t _h	Hold time, data after LE \downarrow	3.5		3.5		ns	

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	т,	₄ = 25°C	;	T _A = to 85	UNIT	
	(INPOT)	(001201)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Q	C _L = 15 pF	2.6	5.1	8.5	1	9.5	ns
t _{PHL}	D	Q	$O_L = 15 \text{ pm}$	3	5.1	8.5	1	9.5	115
t _{PLH}	LE	Q	C _L = 15 pF	3	7.7	12.3	1	14.5	ns
t _{PHL}	LL	Q L	$O_L = 15 \text{ pm}$	3.5	7.7	12.3	1	14.5	115
t _{PZH}	ŌĒ	0	C = 15 pF	3	6.3	10.9	1	12.5	20
t _{PZL}	UE	Q C _L = 15 pF		3.3	6.3	10.9	1	12.5	ns
t _{PHZ}	ŌĒ	Q	C _L = 15 pF	2.8	5.5	8	1	11	ns
t _{PLZ}	UE	Q	0L - 13 bi	1.6	5.4	8	1	9.5	115
t _{PLH}	D	Q	C = 50 pF	3.7	5.9	9.5	1	10.5	20
t _{PHL}	D	Q	C _L = 50 pF	5.5	5.9	9.5	1	10.5	ns
t _{PLH}	LE	Q	C _L = 50 pF	4.3	8.5	13.3	1	14.5	ns
t _{PHL}	LE	Q		5.9	8.5	13.3	1	14.5	115
t _{PZH}	ŌĒ	Q	C _L = 50 pF	4.5	7.1	11.9	1	13.5	20
t _{PZL}	UE	Q	$O_L = 50 \text{ pr}$	5.4	7.1	11.9	1	13.5	ns
t _{PHZ}	ŌĒ	0	C = 50 pF	3.3	8.8	11.2	1	12	ns
t _{PLZ}	UE	Q	C _L = 50 pF	2.6	8.8	11.2	1	12	
t _{sk(o)}			$C_L = 50 \text{ pF}$			1.5		1.5	ns

Noise Characteristics⁽¹⁾

 $V_{CC} = 5 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

		Τ ₄	∖ = 25°C		UNIT
		MIN	MIN TYP M		UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		1.1	1.5	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-1.1	-1.5	V
V _{OH(V)}	Quiet output, maximum dynamic V _{OH}		4		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

Operating Characteristics

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$


	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF,	f = 10 MHz	8	pF

SN74LV573AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES574C-JUNE 2004-REVISED AUGUST 2005



PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV573ATDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV573AT	Samples
SN74LV573ATPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV573AT	Samples
SN74LV573ATPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV573AT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV573ATDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LV573ATPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV573ATDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV573ATPWR	TSSOP	PW	20	2000	367.0	367.0	38.0

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated