

SCES498E-OCTOBER 2003-REVISED DECEMBER 2013

Dual Positive-Edge-Triggered D-Type Flip-Flop

Check for Samples: SN74LVC2G79

FEATURES

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V •
- Max t_{pd} of 4.2 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Feature Supports Live Insertion, Partial-**Power-Down Mode Operation and Back Drive** Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION

This dual positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.


When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using $I_{\text{off}}.$ The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

DCT PACKAGE (TOP VIEW)			I		YZP PACKAGE (BOTTOM VIEW)				
	1 8		1CLK Ⅲ 1D Ⅲ	1	8 7	⊥ V _{cc} ∏ 1Q	GND 2Q	O4 5O O3 6O	2CLK 2D
1D 🗔	2 7	1Q	2Q 🗔	3	6	∐ 2D	1D 1CLK	O2 7O O1 8O	1Q V _{CC}
2Q 🗖	3 6	2D	GND 🗌	4	5	∏ 2CLK			,
GND 🖂	4 5	🗀 2CLK							

See mechanical drawings for dimensions.



SCES498E -OCTOBER 2003-REVISED DECEMBER 2013






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Function Table									
INPU	JTS	OUTPUT							
CLK	D	Q							
Ť	Н	Н							
↑	L	L							
L	Х	Q ₀							

Logic Diagram, Each Flip-Flop (Positive Logic)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CC} or GN	ID		±100	mA
		DCT package		220	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCU package		227	°C/W
		YZP package		102	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVC2G79

www.ti.com

SCES498E - OCTOBER 2003-REVISED DECEMBER 2013

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V	High lovel input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
V _{IH}	High-level input voltage	V_{CC} = 3 V to 3.6 V	2		v
		V_{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V		V_{CC} = 2.3 V to 2.7 V		0.7	V
V _{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	v
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-8	
I _{OH}	High-level output current	$V_{CC} = 3 V$		-16	mA
		$v_{CC} = 3 v$		-24	
		$V_{CC} = 4.5 V$		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
I _{OL}	Low-level output current	$V_{CC} = 3 V$		16	mA
		$v_{CC} = 3 v$		24	
		$V_{CC} = 4.5 V$		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T _A	Operating free-air temperature		-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCES498E -OCTOBER 2003-REVISED DECEMBER 2013

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEAT CONDITIONS		-40°0	C to 85°C		–40°C	to 125°C					
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNI			
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1						
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2			1			
V _{OH}	I _{OH} = -8 mA	2.3 V	1.9			1.9			v			
	I _{OH} = -16 mA		3 V	2.1/	3.V	2.1/	2.4			2.4		
	I _{OH} = -24 mA	3 V	2.3			2.3						
	I _{OH} = -32 mA	4.5 V	3.8			3.8						
	I _{OL} = 100 μA	1.65 V to 5.5 V			0.1			0.1				
	I _{OL} = 4 mA	1.65 V			0.45			0.45				
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3			0.3	v			
	I _{OL} = 16 mA	3 V			0.4			0.4				
	I _{OL} = 24 mA	- 3 V	3 V	3 V	3 V			0.55			0.65	
	I _{OL} = 32 mA	4.5 V			0.55			0.65				
I D input	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±1			±1	μA			
off	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±1			±10	μA			
сс	$V_{I} = 5.5 V \text{ or GND}, I_{O} = 0$	1.65 V to 5.5 V			5			5	μA			
ΔI _{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 5.5 V			500			500	μA			
C _i	$V_{I} = V_{CC}$ or GND	0		3.5					pF			

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN74LVC2G79 -40°C to 85°C							
			V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2 ± 0.2				V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			160		160		160		160	MHz
tw	Pulse duration, CLK high or low		2.5		2.5		2.5		2.5		ns
	Satur time before CLKA	Data high	2.2		1.4		1.1		0.9		22
t _{su}	Setup time before CLK↑	Data low	2.2		1.4		1.1		0.9		ns
t _h	Hold time, data after CLK↑	· · ·	1.4		0.8		0.7		0.5		ns

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN74LVC2G79 –40°C to 125°C							
				V _{CC} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			160		160		160		160	MHz
tw	Pulse duration, CLK high or low		2.2		2.5		2.5		2.5		ns
	Satur time before CLIVA	Data high	2.2		1.4		1.1		0.9		
τ _{su}	Setup time before CLK↑	Data low	2.2		1.4		1.1		0.9		ns
t _h	Hold time, data after CLK↑		1.4		0.8		0.7		0.5		ns



SCES498E-OCTOBER 2003-REVISED DECEMBER 2013

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER						SN74LV -40°C t					
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			160		160		160		160		MHz
t _{pd}	CLK	Q	3	9.1	1.5	6	1.3	4.2	1.1	3.7	ns

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER						SN74LV -40°C t					
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5	5 V 5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			160		160		160		160		MHz
t _{pd}	CLK	Q	4.4	9.9	2.3	7	2	5.2	1.3	4.5	ns

Switching Characteristics

over recommended operating free-air temperature range, C_L = 30 pF or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER						SN74LV –40°C to					UNIT
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5	5 V V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			160		160		160		160		MHz
t _{pd}	CLK	Q	4.4	10.5	2.3	7.5	2	5.8	1.3	5	ns


Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	$V_{CC} = 3.3 V$	$V_{CC} = 5 V$	UNIT	
	PARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT	
C _{pc}	d Power dissipation capacitance	f = 10 MHz	23	23	24	28	pF	


SCES498E -OCTOBER 2003-REVISED DECEMBER 2013





B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω .

- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.






SN74LVC2G79


SCES498E-OCTOBER 2003-REVISED DECEMBER 2013

Parameter Measurement Information (continued)



Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .

- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. $t_{_{PZL}}$ and $t_{_{PZH}}$ are the same as $t_{_{en}}$.
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.



SCES498E -OCTOBER 2003-REVISED DECEMBER 2013

8

REVISION HISTORY

Changes from Revision D (Feburary 2007) to Revision E

•	Updated document to new TI data sheet format.	1
•	Removed Ordering Information table.	1
•	Added ESD warning.	2
•	Updated operating temperature range.	3

TEXAS INSTRUMENTS

Copyright © 2003–2013, Texas Instruments Incorporated

www.ti.com

Page



17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC2G79DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C79 Z	Samples
SN74LVC2G79DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C79Q ~ C79R)	Samples
SN74LVC2G79DCURE4	ACTIVE	VSSOP	DCU	8		TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC2G79DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C79R	Samples
SN74LVC2G79YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CR7 ~ CRN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-Aug-2015

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G79DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G79DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G79DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G79DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G79YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Feb-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G79DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G79DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G79DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G79DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G79YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

MECHANICAL DATA

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.






- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- A. All linear dimensions are in millimeters. Dimension B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated