

Sample &

Buv



Texas Instruments



TLC5957 SLVSCQ4-OCTOBER 2014

# TLC5957 48-Channel, 16-Bit ES-PWM LED Driver with Pre-Charge FET, LED OPEN Detection and Caterpillar Cancelling

Technical

Documents

## 1 Features

- 48 Constant-Current Sink Output Channels
- Sink Current Capability with Max BC/CC data
  - 1~20mA (VCC = 3.3V)
  - 1~25mA (VCC = 5V)
- Global Brightness Control (BC): 3-Bit (8 Step)
- Global Brightness Control (CC) for Each Color Group: 9-Bit (512 Step), Three Groups
- LED Power Supply Voltage up to 10V
- VCC = 3.0 to 5.5V
- Knee Voltage Vout = 0.24V at 10mA
- Constant Current Accuracy
  - Channel to Channel =  $\pm 1\%$ (Typ),  $\pm 3\%$ (Max)
  - Device to Device =  $\pm 1\%$ (Typ),  $\pm 2\%$ (Max)
- Data Transfer Rate : 33MHz
- Grayscale Control Clock : 33MHz
- Pre-charge FET for Ghost Cancelling
- Enhanced Circuit for Caterpillar Cancelling
- Selectable Data Transfer Bit and PWM Bit (9 bit to 16 bit)
- Selectable Traditional PWM and ES-PWM
- LED Open Detection (LOD)
- Thermal Shut Down (TSD)
- Auto Display Repeat/Auto Data Refresh
- Delay Switching to Prevent Inrush Current
- Operating Temperature : -40°C to +85°C

## 2 Applications

LED Video Displays

Tools &

Software

LED Signboards

## 3 Description

The TLC5957 is a 48-channel constant current sink driver. Each channel has an individually-adjustable, 65536-step, pulse width modulation (PWM) grayscale (GS) brightness control.

Support &

Community

The output channels are divided into three groups, each group has a 512 step color brightness control (CC), CC adjusts brightness between colors. The maximum current value of all 48 channels can be set by 8-step global brightness control (BC). BC adjusts brightness deviation between LED drivers. GS, CC and BC data are accessible via a serial interface port.

TLC5957 has one error flag: LED open detection (LOD), which can be read via a serial interface port. Each constant-current has a pre-charge field- effect transistor (FET), which can remove ghosting and improve display performance on the multiplexing LED display. Besides, TLC5957 has an enhanced circuit, it can cancel the caterpillar effect caused by LED open.


TLC5957 has a poker data transmission mode; GS data length can be configured from 9 bit to 16 bit according to PWM bits in each sub-segment. Poker Mode can significantly increase visual refresh rate in multiplexing applications.

#### **Device Information**<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLC5957	QFN (56)	8.0 mm × 8.0 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## 4 Typical Application Circuit (Multiple Daisy Chained TLC5957s)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3		cription1
4		ical Application Circuit (Multiple Daisy ined TLC5957s)1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information5
	7.5	Electrical Characteristics 5
	7.6	Timing Requirements7
	7.7	Typical Characteristics 8
8	Para	ameter Measurement Information 10
	8.1	Pin Equivalent Input and Output Schematic
		Diagrams 10


	8.2	Test Circuit 10
9	Deta	iled Description 11
	9.1	Overview
	9.2	Functional Block Diagram 12
	9.3	Device Functional Modes 13
10	Арр	lication and Implementation 17
		Application Information 17
11	Pow	ver Supply Recommendations 17
12	Lay	out 17
	12.1	Layout Guidelines 17
	12.2	Layout Example 18
13	Dev	ice and Documentation Support 18
	13.1	Related Links 18
	13.2	Trademarks 18
	13.3	Electrostatic Discharge Caution 18
	13.4	Glossary 18
14	Mec	hanical, Packaging, and Orderable
	Info	rmation 18

# 5 Revision History

DATE	REVISION	NOTES		
October 2014	*	Initial release.		



## 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN I/O		DECODIDION	
NAME	NO.	1/0	DESCRIPTION	
GCLK	29	Ι	Grayscale(GS) pulse width modulation (PWM) reference clock control for OUTXn.	
			Each GCLK rising edge increase the GS counter by1 for PWM control.	
GND	ThermalPad	—	Power ground. The thermal pad must be soldered to GND on PCB.	
IREF	1		Maximum constant-current value setting. The OUTR0 to OUTB15 maximum constant output current are set to the desired values by connecting an external resistor between IREF and IREFGND. See Equation 1 for more detail. The external resistor should be placed close to the device.	
IREFGND	56	—	alog ground. Dedicated ground pin for the external IREF resistor. This pin should be connecter analog ground trace which is connected to power ground near the common GND point of boa	
LAT	27	I	The LAT falling edge latches the data from the common shift register into the GS data latch or FC data latch.	
OUTR0- R15	8, 11, 14, 17, 20, 23, 30, 33, 36, 39, 44, 47, 50, 53, 2, 5	0	Constant current output for RED LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These outputs are turned on-off by GCLK signal and the data in GS data memory.	
OUTG0- G15	9, 12, 15, 18, 21, 24, 31, 34, 37, 40, 45, 48, 51, 54, 3, 6	0	Constant current output for GREEN LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These outputs are turned on-off by GCLK signal and the data in GS data memory.	
OUTB0- B15	10, 13, 16, 19, 22, 25, 32, 35, 38, 41, 46, 49, 52, 55, 4, 7	0	Constant current output for BLUE LED. Multiple outputs can be tied together to increase the constant current capability. Different voltages can be applied to each output. These outputs are turned on-off by GCLK signal and the data in GS data memory.	

STRUMENTS

XAS

### Pin Functions (continued)

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
SCLK	28	I	Serial data shift clock. Data present on SIN are shifted to the 48-bit common shift register LSB with the SCLK rising edge. Data in the shift register are shifted towards the MSB at each SCLK rising edge. The common shift register MSB appears on SOUT.	
SIN	26	I	Serial data input of the 48-bit common shift register. When SIN is high level, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 48-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge.	
SOUT	42	0	ial data output of the 48-bit common shift register. SOUT is connected to the MSB of the ster.	
VCC	43	_	Power-supply voltage.	

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub> <sup>(2)</sup>	Supply voltage	VCC	-0.3	6.0	V
IOUT	Output current (dc)	OUTx0 to OUTx15, $x = R, G, B$	30	30	mA
$V_{IN}^{(2)}$	Input voltage range	SIN, SCLK, LAT, GCLK, IREF	-0.3	V <sub>CC</sub> + 0.3	V
V (2)		SOUT	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>OUT</sub> <sup>(2)</sup>	Output voltage range OUTx0 to OUTx15, x = R, G, B	-0.3	11	V	
T <sub>J(MAX)</sub>	Operation junction temperature		-40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to device ground terminal.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	r <sub>stg</sub> Storage temperature range			150	°C
V <sub>(ESD)</sub> Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-3	3	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	-1	1	kV	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

At T <sub>A</sub>	$= -40^{\circ}$ C to 85°C.	unless otherwise	noted.

			MIN	NOM	MAX	UNIT
DC CHARA	CTERISTICS V <sub>CC</sub> = 3 V to 5.5 V					
V <sub>CC</sub>	Supply voltage		3		5.5	V
Vo	Voltage applied to output	OUTx0 to OUTx15, x = R, G, B			10	V
V <sub>IH</sub>	High level input voltage	SIN, SCLK, LAT, GCLK	0.7×V <sub>CC</sub>		$V_{CC}$	V
V <sub>IL</sub>	Low level input voltage	SIN, SCLK, LAT, GCLK	GND	0.	3×V <sub>CC</sub>	V
I <sub>OH</sub>	High level output current	SOUT			-2	mA
I <sub>OL</sub>	Low level output current	SOUT			2	mA
	Constant output sink current	OUTx0 to OUTx15, x = R, G, B, $3V \le V_{CC} \le 4V$			20	
I <sub>OLC</sub>		OUTx0 to OUTx15, x = R, G, B, 4V < $V_{CC} \le 5.5V$			25	mA
T <sub>A</sub>	Operating free air temperature	•	-40		85	°C
TJ	Operation junction temperature		-40		125	°C
AC CHARA	CTERISTICS, V <sub>CC</sub> = 3 V to 5.5 V					
F <sub>CLK(SCLK)</sub>	Data shift clock frequency	SCLK			33	MHz
F <sub>CLK(GCLK)</sub>	Grayscale control clock frequency	GCLK			33	MHz

## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TLC5957	LINUT
		RTQ (56 PINS)	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	27.4	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	13.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	5.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/VV
Ψјв	Junction-to-board characterization parameter	5.5	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	Output voltage	High	I <sub>OH</sub> = -2mA at SOUT	V <sub>CC</sub> -0.4		V <sub>cc</sub>	V
V <sub>OL</sub>	Output voltage	Low	I <sub>OL</sub> = 2mA at SOUT			0.4	V
V <sub>LOD0</sub>			LODVTH = 00b	0.05	0.09	0.15	V
V <sub>LOD1</sub>	LED open detection thres	لمامط	LODVTH = 01b	0.15	0.19	0.25	V
V <sub>LOD2</sub>	LED open detection thres	shold	LODVTH = 10b	0.3	0.35	0.4	V
V <sub>LOD3</sub>			LODVTH = 11b	0.45	0.49	0.55	V
VIREF	Reference voltage output		$R_{IREF} = 5.97 k\Omega$ (1mA target), BC = 0h, CCR/G/B = 80h	1.184	1.209	1.234	V
I <sub>IN</sub>	Input current (SIN, SCLK	, LAT, GCLK)	V <sub>IN</sub> = V <sub>CC</sub> or GND	-1		1	μA
I <sub>CC0</sub>			SIN/SCLK/LAT/GSCLK = GND, GSn = 0000h, BC = 4h, CCR/G/B = 120h, VOUTn = 0.6V, RIREF = OPEN, V <sub>CC</sub> = 4V		8	10	
I <sub>CC1</sub>			$\label{eq:SIN/SCLK/LAT/GSCK} = GND, \mbox{ GSn} = 0000h, \mbox{ BC} = 4h, \mbox{ CCR/G/B} = 120h, \\ VOUTn = 0.6V, \mbox{ RIREF} = 7.5 k\Omega \mbox{ (lo} = 10mA \mbox{ target}), \mbox{ V}_{CC} = 4V \\ \end{array}$		11	13	
I <sub>CC2</sub>	Supply current (V <sub>CC</sub> )		$\label{eq:SIN/SCLK/LAT} \begin{split} & \text{SIN/SCLK/LAT} = \text{GND, GCLK} = 33\text{MHz, } T_{\text{SU3}} = 200\text{ns, XREFRESH} = 0, \\ & \text{GSn} = \text{FFFFh, BC} = 4\text{h, } \text{CCR/G/B} = 120\text{h, } \text{VOUTn} = 0.6\text{V}, \\ & \text{RIREF} = 7.5\text{k}\Omega \ (\text{lo} = 10\text{mA target}) \ , \ V_{\text{CC}} = 4\text{V} \end{split}$		20	26	mA
I <sub>CC3</sub>	-		$\label{eq:SIN/SCLK/LAT} \begin{split} &SIN/SCLK/LAT = GND, \; GCLK = 33MHz, \; T_{SU3} = 200ns, \; XREFRESH = 0, \\ &GSn = FFFFh, \; BC = 7h, \; CCR/G/B = 1D2h, \; VOUTn = 0.6V, \\ &RIREF = 7.5k\Omega \; (lo = 25mA \; target) \; , \; V_{CC} = 4V \end{split}$		22	28	
I <sub>CC4</sub>			In power save mode		0.9	1.5	

(

www.ti.com

TRUMENTS

AS

## **Electrical Characteristics (continued)**

#### over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta I_{OLC0}$	Constant current error (OUTx0-15, x = R/G/B)	Channel-to- channel <sup>(1)</sup>	All OUTn = on, BC = 0h, CCR/G/B = 08Fh, VOUTn = VOUTfix = 0.6V, RIREF = 7.5k $\Omega$ (1mA target), T <sub>A</sub> = +25C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15		±1%	±3%	
$\Delta I_{OLC1}$	Constant current error (OUTx0-15, x = R/G/B)	Device-to- device <sup>(2)</sup>	All OUTn = on, BC = 0h, CCR/G/B = 08Fh, VOUTn = VOUTfix = 0.6V, RIREF = 7.5k $\Omega$ (1mA target), T <sub>A</sub> = +25C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15		±1%	±2%	
$\Delta  I_{OLC2}$	Line regulation <sup>(3)</sup>		VCC = 3.0 to 5.5V, All OUTn = on, BC = 0h, CCR/G/B = 08Fh, VOUTn = VOUTfix = 0.6V, RIREF = $7.5k\Omega$ (1mA target)				%/V
$\Delta I_{OLC3}$	Load regulation <sup>(4)</sup>		$\label{eq:VCC} \begin{array}{l} VCC = 4V, \mbox{ All OUTn} = \mbox{ on, BC} = \mbox{ 0h, CCR/G/B} = \mbox{ 08Fh, VOUTn} = \mbox{ 0.6 to 3V, } \\ VOUTfix = 1V, \mbox{ RIREF} = \mbox{ 7.5k} \mbox{ (1mA target)} \end{array}$		±1	±3	%/V
$\Delta I_{OLC4}$	Constant current error (OUTx0-15, x = R/G/B)	Channel-to- channel <sup>(1)</sup>	All OUTn = on, BC = 7h, CCR/G/B - 1CCh, VOUTn = VOUTfix = 0.6V, RIREF = 7.5k $\Omega$ (25mA target), T <sub>A</sub> = +25C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15		±1%	±3%	
$\Delta I_{OLC5}$	Constant current error (OUTx0-15, x = R/G/B)	Device-to- device <sup>(2)</sup>	All OUTn = on, BC = 7h, CCR/G/B - 1CCh, VOUTn = VOUTfix = 0.6V, RIREF = 7.5k $\Omega$ (25mA target), T <sub>A</sub> = +25C, at same color grouped output of OUTR0-15, OUTG0-15 and OUTB0-15		±1%	±3%	
$\Delta I_{\text{OLC6}}$	Line regulation <sup>(3)</sup>		VCC = 3.0 to 5.5V, All OUTn = on, BC = 7h, CCR/G/B - 1CCh, VOUTn = VOUTfix = 0.6V, RIREF = 7.5kΩ (25mA target)		±1	±3	%/V
$\Delta \ I_{OLC7}$	Load regulation <sup>(4)</sup>		$ \begin{array}{l} \mbox{All OUTn}=\mbox{on, BC}=\mbox{7h, CCR/G/B}-1\mbox{CCh, VOUTn}=\mbox{0.6 to 3V,} \\ \mbox{VOUTfix}=\mbox{0.6V, RIREF}=\mbox{7.5k}\Omega  (25\mbox{mA target}) \end{array} $		±1	±3	%/V
T <sub>TSD</sub>	Thermal shutdown thresh	nold		160	170	180	°C
T <sub>HYS</sub>	Thermal shutdown hyste	risis			10		°C
V <sub>ISP(in)</sub>	IREF resistor short protect	ion threshold			0.190		V
V <sub>ISP(out)</sub>	I <sub>REF</sub> resistor short-protect threshold	ion release			0.330		V

(1) The deviation of each outputs in same color group (OUTR0~15 or OUTG0~15 or OUTB0~15) from the average of same color group constant current. The deviation is calculated by the formula. (X = R or G or B, n = 0~15)

$$\Delta(\%) = \left| \begin{array}{c} IOUTXn \\ \hline (IOUTX0 + IOUTX1 + ... + IOUTX14 + IOUTX15) \\ \hline \end{array} \right| \times 100$$

(2) The deviation of the average of constant-current in each color group from the ideal constant-current value. (X = R or G or B) :  $\begin{pmatrix} (10) \text{ (IVIX} + 10) \text{ (IVIX} + 10)$ 

$$\Delta(\%) = \left(\frac{\frac{(1001X0 + 1001X1 + ... + 1001X15)}{16} - (\text{Ideal Output Current})}{\text{Ideal Output Current}}\right) \times 100$$

Ideal current is calculated by the following equation:

Ideal Output (mA) = Gain ×  $\left(\frac{V_{IREF}}{R_{IREF}(\Omega)}\right)$  × CCR(or CCG, CCB) / 511d, VIREF = 1.209V(Typ), refer to Table 1 for the Gain at chosen BC.

- (3) Line regulation is calculated by the following equation. (X = R or G or B, n = 0~15):  $\Delta(\% / V) = \left(\frac{(IOUTXn at VCC = 5.5V) - (IOUTXn at VCC = 3.0V)}{(IOUTXn at VCC = 3.0V)}\right) \times \frac{100}{5.5V - 3V}$
- (IOUTXn at VCC = 3.0V) 5.5V 3V(4) Load regulation is calculated by the following equation. (X = R or G or B, n =  $0 \sim 15$ ):  $\Delta(\% / V) = \left(\frac{(IOUTXn at VOUTXn = 3V) - (IOUTXn at VOUTXn = 1V)}{(IOUTXn at VOUTXn = 1V)}\right) \times \frac{100}{3V - 1V}$




## 7.6 Timing Requirements


At  $T_A = -40^{\circ}$ C to 85°C, unless otherwise noted.

			MIN	TYP	MAX	UNIT
AC CH	ARACTERISTICS, V <sub>C</sub>	<sub>C</sub> = 3 V to 5.5 V				
t <sub>WH0</sub>		SCLK	10			ns
t <sub>WL0</sub>		SCLK	10			ns
t <sub>WH1</sub>	Pulse duration	GCLK	10			ns
t <sub>WL1</sub>		GCLK	10			ns
t <sub>WH2</sub>		LAT	10			ns
t <sub>SU0</sub>		SIN – SCLK↑	2			ns
t <sub>SU1</sub>		LAT↑ – SCLK↑	3			ns
	Setup time	LAT $\downarrow$ – SCLK $\uparrow$ , for WRTGS, WRTFC, and TMGST Command	20			ns
t <sub>SU2</sub>		LAT $\downarrow$ – SCLK $\uparrow$ , for LATGS, READFC, and LINERESET Command	80			ns
t <sub>SU3</sub>		LAT↓ – GCLK↑ , for LATGS AND LINERESET Command	30			ns
t <sub>H0</sub>		SCLK↑ – SIN	2			ns
t <sub>H1</sub>		SCLK↑ – LAT↑	2			ns
t <sub>H2</sub>		SCLK↓ – LAT↓	2			ns

 $\mathbf{t}_{\mathsf{WHO}}\,,\mathbf{t}_{\mathsf{WL0}}\,,\,\mathbf{t}_{\mathsf{WH1}},\,\,\mathbf{t}_{\mathsf{WL1}},\,\,\mathbf{t}_{\mathsf{WH2}}$ 



 $t_{\rm SU0}$  ,  $t_{\rm SU1}$  ,  $t_{\rm SU2}$  ,  $t_{\rm SU3}$  ,  $~t_{\rm H0}$  ,  $t_{\rm 1}$ 



LAT Signal needs to include falling edge of SCLK Figure 1. Input Timing

 $t_{H2}$ 


TLC5957 SLVSCQ4-OCTOBER 2014



www.ti.com

## 7.7 Typical Characteristics

At VCC= 4V and  $T_A = 25^{\circ}$ C, unless otherwise noted.





8

Copyright © 2014, Texas Instruments Incorporated



## **Typical Characteristics (continued)**






TLC5957 SLVSCQ4 – OCTOBER 2014


www.ti.com

## 8 Parameter Measurement Information

# 8.1 Pin Equivalent Input and Output Schematic Diagrams



## 8.2 Test Circuit





## 9 Detailed Description

## 9.1 Overview

The TLC5957 is a 48-channel constant-current sink driver for multiplexing an LED display system. Each channel has an individually-adjustable, 65536-step, pulse width modulation (PWM) grayscale control.

The TLC5957 supports output current range from 1 mA to 25 mA. Channel-to-channel accuracy is 3% max, device-to-device accuracy is 2% max in all current ranges. Also, the TLC5957 implements Low Grayscale Enhancement (LGSE) technology to improve the display quality at low grayscale conditions. These features improve the performance of the TLC5957-multiplexed display system.


The output channels are grouped in three groups, each group has 16 channels for one color. Each group has a 512-step color brightness control (CC) function. The maximum current value of all 48 channels can be set by 8-step global brightness control (BC) function. GS, CC and BC data are accessible via a serial interface port.

The TLC5957 has one error flag: LED open detection (LOD), that can be read via a serial interface port. The TLC5957 also has an enhanced circuit to solve the caterpillar issue caused by open LEDs. Thermal shutdown (TSD) and Iref resistor short protection (ISP) assure TLC5957 of a higher system reliability.

TLC5957 SLVSCQ4-OCTOBER 2014 Texas Instruments

www.ti.com

## 9.2 Functional Block Diagram





### 9.3 Device Functional Modes

After power on, all OUTXn of TLC5957 are turned off. All the internal counters and function control registers are initialized. Below is a brief summary of the sequence to operate TLC5957, just give users a general idea how this part works. After that, the function block related to each step will be detailed in following sections.

- 1. According to required LED current, choose BC and CC code, select the current programming resistor R<sub>IREF</sub>.
- 2. Send WRTFC command to set FC register value if the default value need be changed.
- 3. Write GS data of line 1 into GS data latch. Using LATGS command for the last group of 48bit GS data loading, the GS data written just now will be displayed.
- 4. Input GCLK continuously, 2<sup>N</sup> GCLK (N>=9) as a segment. Between the interval of two segments, supply voltage should be switched from one line to next line accordingly.
- 5. During the same period of step4, GS data for next line should be written into GS data latch. Using LATGS command for the last group of 48bit GS data loading.
- Repeat step 4-5 until it comes to the last line for a multiplexing panel. Input 2<sup>N</sup> GCLK (N>=9) as a segment, at the same time, GS data for 1<sup>st</sup> line should be written into GS data latch. Using LINERESET command for the last group of 48bit GS data loading.

Repeat step 4 through 6.

#### 9.3.1 Brightness Control (BC) Function

The TLC5957 is able to adjust the output current of all constant-current outputs simultaneously. This function is called *global brightness control* (BC). The global BC for all outputs is programmed with a 3-bit word, thus all output currents can be adjusted in 8 steps from 12.9% to 100% (See Table 2) for a given current programming resistor( $R_{IREF}$ )

BC data can be set via the serial interface. When the BC data change, the output current also changes immediately. When the device is powered on, the BC data in the function control (FC) register is set to 4h as the initial value.

#### 9.3.2 Color Control (CC) Function

The TLC5957 is able to adjust the output current of each of the three color groups OUTR0-OUTR15, OUTG0-OUTG15, and OUTB0-OUTB15 separately. This function is called *color brightness control* (CC). For each color, it has 9-bit data latch CCR, CCG, or CCB in FC register. Thus, all color group output currents can be adjusted in 512 steps from 0% to 100% of the maximum output current,  $I_{OLCMax}$ . (See next section for more details about  $I_{OLCMax}$ ). The CC data are entered via the serial interface. When the CC data change, the output current also changes immediately.

When the IC is powered on, the CC data are set to '100h'.

Equation 1 calculates the actual output current.

 $lout(mA) = I_{OLCMax}(mA) \times (CCR/511d \text{ or } CCB/511d)$ 

Where:

 $I_{OLCMax}$  = the maximum channel current for each channel, determined by BC data and  $R_{IREF}$  (See Equation 2) CCR/G/B = the color brightness control value for each color group in the FC1 register (000h to 1FFh)

Table 1 shows the CC data versus the constant-current against I<sub>OLCMax</sub>.

(1)

## **Device Functional Modes (continued)**

CC DATA	A (CCR or CCG or	CCB)	RATIO OF OUTPUT CURRENT TO I <sub>olcMax</sub> (%, typical)	OUTPUT CURRENT (mA, R <sub>IREF</sub> = 7.41		
BINARY	DECIMAL	HEX		BC = 7h (lolcMax =25mA)	BC = 0h (lolcMax=3.2mA)	
0 0000 0000	0	00	0	0	0	
0 0000 0001	1	01	0.2	0.05	0.006	
0 0000 0010	2	02	0.4	0.10	0.013	
—	—	—	—	—	_	
1 0000 0000 (Default)	256 (Default)	100 (Default)	50.1	12.52	1.621	
—	—	—	—	—	—	
1 1111 1101	509	1FD	99.6	24.90	3.222	
1 1111 1110	510	1FE	99.8	24.95	3.229	
1 1111 1111	511	1FF	100.0	25	3.235	

#### Table 1. CC Data vs Current Ratio and Set Current Value

#### 9.3.3 Select R<sub>IREF</sub> For a Given BC

The maximum output current per channel,  $I_{OLCMax}$  is determined by resistor  $R_{IREF}$  placed between the IREF and IREFGND pins, and the BC code in FC register. The voltage on IREF is typically 1.209V.  $R_{IREF}$  can be calculated by Equation 2.

 $Riref(k\Omega) = Viref(V) / I_{OLCMax}(mA) \times Gain$ 

Where:

 $V_{IREF}$  = the internal reference voltage on IREF (1.209V, typical)

I<sub>OLCMax</sub> is the largest current for each output at CCR/G/B=1FFh.

Gain = the current gain at a selected BC code (See Table 2)

#### Table 2. Current Gain Versus BC Code

BC D	ATA	CAIN	RATIO OF					
BINARY	HEX	GAIN	GAIN / GAIN_MAX (AT MAX BC)					
000 (recommend)	0 (recommend)	20.0	12.9%					
001	1	39.5	25.6%					
010	2	58.6	37.9%					
011	3	80.9	52.4%					
100 (default)	4 (default)	100.0	64.7%					
101	5	113.3	73.3%					
110	6	141.6	91.7%					
111	7	154.5	100%					
IOTE: Recommend to use smaller BC code for better performance. For noise immunity purposes, suggest $R_{IREF} < 60 \text{ k}\Omega$ .								

#### 9.3.4 Choosing BC/CC For a Different Application

BC is mainly used for global brightness adjustment between day and night. Suggested BC is 4h, which is in the middle of the range; thus, one can change brightness up and down flexibly.

CC can be used to fine tune the brightness in 512 steps, this is suitable for white balance adjustment between RGB color groups. To get a pure white color, the general requirement for the luminous intensity ratio of R, G, B LED is 3:6:1. Depending on LED's characteristics (Electro-Optical conversion efficiency), the current ratio of R, G, B LED will be much different from this ratio. Usually, the Red LED will need the largest current. One can choose 511d(the max value) CC code for the color group which needs the largest current at first, then choose proper CC code for the other two color groups according to the current ratio requirement of the LED used.

(2)



### 9.3.4.1 Example 1: Red LED Current is 20mA, Green LED Needs 12mA, Blue LED needs 8mA

- 1. Red LED needs the largest current, so choose 511d for CCR
- 2. 511 x 12mA / 20mA = 306.6, thus choose 307d for CCG. With same method, choose 204d for CCB.
- 3. According to the required red LED current, choose 7h for BC.
- 4. According to Equation 2,  $R_{IREF} = 1.2V/20mA \times 154.5 = 9.27 k\Omega$

In this example, we choose 7h for BC, instead of using the default 4h. This is because the Red LED current is 20mA, approaching the upper limit of current range. To prevent the constant output current from exceeding the upper limit in case a larger BC code is input accidently, we choose the maximum BC code here.

### 9.3.4.2 Example 2: Red LED Current is 5mA, Green LED Needs 2mA, Blue LED Needs 1mA.

- 1. Red LED needs the largest current, so choose 511d for CCR.
- 2.  $511 \times 2mA / 5mA = 204.4$ , thus choose 204d for CCG. With same method, choose 102d for CCB.
- 3. According to the required blue LED current, choose 0h for BC.
- 4. According to Equation 2,  $R_{IREF} = 1.2V / 5mA \times 20 = 4.8 \text{ k}\Omega$

In this example, we choose 0h for BC, instead of using the default 4h. This is because the Blue LED current is 1mA, which is approaching the lower limit of current range. To prevent the constant output current from exceeding the lower limit in case a lower BC code is input accidently, we choose the min BC code here.

In general, if LED current is in the middle of range(i.e, 10mA), one can just use the default 4h as BC code.

### 9.3.5 LED Open Detection (LOD)

LOD function detects a fault caused by an open circuit in any LED string, or a short from OUTX*n* to ground with low impedance, by comparing the OUTXn voltage to the LOD detection threshold voltage level set by LODVLT in the FC register. If the OUTX*n* voltage is lower than the programmed voltage, the corresponding output LOD bit will be set to '1' to indicate a opened LED. Otherwise, the output of that LOD bit is '0'. LOD data output by the detect circuit are valid only during the 'on' period of that OUTXn output channel. LOD data are always '0' for outputs that are turned off.

#### 9.3.6 Poker Mode

Poker Mode provides the TLC5957 with a flexible PWM bit, from 9 bit to 16 bit. Therefore, data length can be reduced. In high multiplexing applications, Poker Mode can significantly increase visual refresh rate.

#### 9.3.7 Internal Circuit for Caterpillar Removal

Caterpillar effect is a very common issue on LED panels. It is usually caused by an LED lamp open, LED lamp leakage or LED lamp short. The TLC5957 implements an internal circuit that can eliminate the caterpillar issue caused by LED open. This function can be enabled and disabled by LINERESET command. If the function is enabled, the IC automatically detects the broken LED lamp, and the lamp will not light until IC reset.

#### 9.3.8 Internal Pre-charge FET for Ghost Removal

The internal pre-charge FET can prevent ghosting of multiplexed LED modules. One cause of this phenomenon is the charging current for parasitic capacitance of the OUTXn through the LED when the supply voltage switches from one common line to the next common line.

To prevent this unwanted charging current, the TLC5957 uses an internal FET to pull OUTXn up to VCC-1.4V during the common line switching period. Thus, no charging current flows through LED and the ghosting is eliminated.

#### 9.3.9 Thermal Shutdown (TSD)

The thermal shutdown (TSD) function turns off all IC constant-current outputs when the junction temperature ( $T_J$ ) exceeds 170°C (typ). It resumes normal operation when  $T_J$  falls below 160°C (typ).



#### 9.3.10 IREF Resistor Short Protection (ISP)

The Iref resistor short protection (ISP) function prevents unwanted large currents from flowing though the constant-current output when the Iref resistor is shorted accidently. The TLC5957 turns off all output channels when the Iref pin voltage is lower than 0.19V (typ). When the Iref pin voltage goes higher than 0.33V (typ), the TLC5957 resumes normal operation.

#### 9.3.11 Noise Reduction

Large surge currents may flow through the IC and the board on which the device is mounted if all 48 LED channels turn on simultaneously at the 1<sup>st</sup> GCLK rising edge. This large surge current could induce detrimental noise and electromagnetic interference (EMI) into other circuits.

The TLC5957 separate the LED channels into 12 groups. Each group turns on sequentially with some delay between one group and the next group. By this means, a soft-start feature is provided and the inrush current is minimized.



## **10** Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **10.1** Application Information

Send request via email for Application Note: Build High Density, High Refresh Rate, Multiplexing LED Panel with TLC5957

## 11 Power Supply Recommendations

The V<sub>CC</sub> power supply voltage should be decoupled by placing a 0.1  $\mu$ F ceramic capacitor close to VCC pin and GND plane. Depending on panel size, several electrolytic capacitors must be placed on board equally distributed to get a well regulated LED supply voltage (VLED). VLED voltage ripple should be less than 5% of its nominal value. Furthermore, the VLED should be set to the voltage calculated by equation:

VLED > Vf + 0.4V (10mA constant current example)

(3)

Where: Vf = maximum forward voltage of LED


## 12 Layout

### 12.1 Layout Guidelines

- 1. Place the decoupling capacitor near the VCC pin and GND plane.
- 2. Place the current programming resistor Riref close to IREF pin and IREFGND pin.
- 3. Route the GND pattern as widely as possible for large GND currents. Maximum GND current is approximately 1.2A
- 4. Routing between the LED cathode side and the device OUTXn pin should be as short and straight as possible to reduce wire inductance.
- 5. The PowerPAD<sup>™</sup> must be connected to GND plane because the pad is used as power ground pin internally, there will be large current flow through this pad when all channels turn on. Furthermore, this pad should be connected to a heat sink layer by thermal via to reduce device temperature. One suggested thermal via pattern is shown as below. For more information about suggested thermal via pattern and via size, see " PowerPAD Thermally Enhanced Package", SLMA002G.



### 12.2 Layout Example



Unit: mm

## **13** Device and Documentation Support

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	MPLE & BUY TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY	
TLC5957	Click here	Click here	Click here	Click here	Click here	

### 13.2 Trademarks

PowerPAD is a trademark of Texas Instruments.

#### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13-Nov-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC5957RTQR	ACTIVE	QFN	RTQ	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	5957AB	Samples
TLC5957RTQT	ACTIVE	QFN	RTQ	56	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	5957AB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

13-Nov-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5957RTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TLC5957RTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


23-Jun-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5957RTQR	QFN	RTQ	56	2000	367.0	367.0	38.0
TLC5957RTQT	QFN	RTQ	56	250	210.0	185.0	35.0

# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220.



# RTQ (S-PVQFN-N56)


# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated